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Abstract
For the past decades, down-scaling of metal-oxide-semiconductor field-effect-transistors (MOS-
FET) devices was the main driving force of enhancing the computational performance of
electronic devices. Also, the decreasing overall power consumption in computations has be-
come a pressing challenge on a global scale. However, during the last years, conventional
down-scaling of the silicon-based MOSFET has reached its limitations. As a consequence,
new materials besides Si are studied and alternative device principles for the MOSFET are
being researched. One of the most promising candidates for replacing the MOSFET is the
band-to-band tunneling field-effect transistor (TFET). TFETs are gated p-i-n diodes, which
have the potential for exhibiting a steeper inverse subthreshold-slope S than the MOSFET,
meaning faster switching and reduced power consumption.
In this thesis, TFET devices based on silicon-germanium (SiGe) are presented. After the
theoretical introduction into the working principle of the TFET the grand challenges are ad-
dressed, which have to be faced in building a MOSFET-competitive tunneling device, with
the goal of obtaining a steep slope S and high on-currents Ion. Si1−xGex, with different Ge
concentrations x, as a channel material and high-κ oxides for gate dielectrics are discussed for
improving the TFET performance. Experimental TFETs on compressively biaxially strained
Si1−xGex with x = 0.35, 0.5 and 0.65 show a distinctive switching behavior depending on
the Ge concentration. TFET devices on Si0.5Ge0.5 exhibit the best electrical performance,
where the best values of slope and current that are observed amount to S = 162 mV/dec
and Ion = 4 µA/µm, respectively. However, these TFETs show an ambipolar behavior, due
to their bipolar p-i-n architecture. meaning that the devices are switched on for both, neg-
ative and positive gate voltages. This makes the devices less suitable for logical switching.
To solve this problem, Si0.5Ge0.5 TFETs with asymmetrically doped source and drain are
fabricated and analyzed. Depending on the doping concentration of the n and p sides, these
devices show a unipolar behavior, but at expenses of on-current reduction.
To obtain tunnel devices with optimal properties, hetero-structure TFETs with p-Si0.5Ge0.5
source, iSi channel and nSi drain are introduced. The devices which feature an in-situ doped
source exhibit an improved slope of up to S = 65 mV/dec. These SiGe/Si hetero-structures
also were studied with different gate oxides and oxide thickness. The capacitance effective
thickness (CET) heavily impacts the device performance: those devices with the smallest
CET, featuring a thin HfO2 dielectric (κ ≈ 22) show a greatly improved performance to
those with thicker Al2O3 dielectric (κ ≈ 9).
To address the scalability of the TFETs, Si/SiGe hetero-structures are fabricated with dif-
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ferent gate lengths of Lg = 100 and 200 nm (short channel, SC) and Lg = 600, 1000 and
1500 nm (long channel, LC). These devices were also used to study the role of line and point
tunneling within the TFET. LC devices show an increasing Ion for increasing Lg, due to
an increased amount of line tunneling, while the amount of point tunneling stays constant.
This is confirmed by device simulations. These simulations also show that devices show an
improved slope, if the device is built such that the sub-threshold regime is dominated by line
tunneling.
2
Kurzfassung
In den letzten Jahrzehnten war Skalierung des Metall-Oxid-Halbleiter-Feldeffekt-Transistors
(MOSFET) der hauptsa¨chliche Antriebsfaktor fu¨r Verbesserung der Rechenleistung von elek-
tronischen Bauelementen. Zudem ist die Verringerung des Energiebedarfs eine dra¨ngende
Frage auf globaler Ebene geworden. Jedoch ist das konventionelle Skalieren des Silizium-
basierten MOSFETs in den letzten Jahren an seine Grenzen gestoßen. Als Konsequenz
wurde an neuartigen Materialien neben Si geforscht und alternative Konzepte fu¨r Bauele-
mente zum MOSFET untersucht. Einer der vielversprechendsten Kandidaten als Ersatz
fu¨r den MOSFET ist der Band-zu-Band-Tunnel-Feldeffekt-Transistor (TFET). TFETs sind
p-i-n-Dioden, an deren Gatter eine Spannung angelegt wird, und hat das Potential, eine
inverse Unterschwellspannungsteigung zu besitzen, welche kleiner ist als die des MOSFETs,
was schnelleres Schalten und einen geringen Energiebedarf bedeutet.
In dieser Arbeit werden TFET-Bauelemente pra¨sentiert, die auf Silizium-Germanium (SiGe)
basieren. Nach einer theoretischen Einfu¨hrung in das Wirkungsprinzip des TFETs werden
die Herausforderungen diskutiert, denen man begegnet, wenn man ein Bauelement, welches
mit dem MOSFET konkurrieren kann, konzipiert. Das Ziel ist eine steile Steigung S und ein
hoher An-Strom Ion. Si1−xGex mit der Germanium-Konzentration x wird als Kanalmaterial
untersucht, zusammen mit high-κ-Oxiden fu¨r das Gatter-Dielektrikum, um die Leistungs-
fa¨higkeit des TFETs zu verbessern. Experimentelle TFETs mit kompressiv biaxial verspan-
ntem Si1−xGex, und x = 0, 35, 0, 5 und 0, 65, zeigen eine spezifisches Verhalten, das von x
abha¨ngt. TFET-Bauelemente mit Si0,5Ge0,5 zeigen die beste elektrische Leistungsfa¨higkeit,
wobei die steilste Steigung und der gro¨ßte Strom S = 162 mV/dec, bzw. Ion = 4 µA/µm sind.
Jedoch zeigen diese TFETs ein ambipolares Verhalten, das auf die bipolare p-i-n-Architektur
zuru¨ckzufu¨hren ist. Das bedeutet, dass das Bauelement sowohl fu¨r negative als auch fu¨r pos-
itive Gatterspannungen eingeschaltet wird. Dies macht das Bauelement weniger geeignet fu¨r
Logisches Schalten. Um dieses Problem zu lo¨sen, werden Si0,5Ge0,5-TFETs mit asymmetisch
dotierter Quelle und Senke hergestellt und analysiert. Abha¨ngig von der Dotierstoffkonzen-
tration auf der n- und p-Seite zeigen diese Bauelemente ein unipolares Verhalten, aber auf
Kosten von verringerten An-Stro¨men.
Um Tunnel-Bauelemente mit optimalem Verhalten zu erhalten, werden Hetero-Struktur-
TFETs mit p-Si0,5Ge0,5-Quelle, iSi-Kanal und nSi-Senke eingefu¨hrt. Diese Bauelemente
zeichnen sich durch eine in-situ-dotierte Quelle aus und besitzen eine Steigung von bis zu
S = 65 mV/dec. Diese SiGe/Si-Hetero-Strukturen wurden auch mit verschiedenen Gatter-
Oxiden und Oxid-Dicken untersucht. Die kapazitive effektive Dicke (CET) hat einen starken
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Einfluss auf die Leistungsfa¨higkeit des Bauelements: Elemente mit der kleinsten CET, die ein
du¨nnes HfO2-Oxid besitzen (κ ≈ 22), zeigen eine deutlich verbesserte Leistungsfa¨higkeit als
solche mit dickerem Al2O3-Oxid (κ ≈ 9). Um die Skalierbarkeit von TFETs zu untersuchen,
werden SiGe/Si-Hetero-Strukturen mit verschiedenen Kanalla¨ngen hergestellt: Lg = 100
und 200 nm (Kurzkanal, SC), sowie Lg = 600, 1000 und 1500 nm (Langkanal, LC). Diese
Bauelemente wurden auch in Hinblick auf die Rollen von Linien- und Punkt-Tunneln im
TFET untersucht. LC-Bauelemente zeigen ein ansteigendes Ion bei gro¨ßer werdendem Lg,
weil der Anteil des Linientunnelns gro¨ßer wird, wa¨hrend das Punkt-Tunneln konstant bleibt.
Das wird von Bauelement-Simulationen besta¨tigt. Diese Simulationen zeigen auch, dass
Bauelemente eine verbesserte Steigung besitzen, wenn sie so konstruiert sind, dass der Un-
terschwellspannungsbereich vom Linien-Tunneln dominiert wird.
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List of symbols and acronyms
∆Φ Overlap of source conduction and channel valence band
~ Reduced Planck’s constant: h/(2pi)
κ Permittivity, dielectric constant
κox Oxide permittivity
κsc Semiconductor permittivity
Λ Natural length
Λch Contribution of the channel materials to the natural
Λdop Contribution of lateral dopant diffusion to the natural
k Wave vector
r Spatial vector
µ Carrier mobility
µd Drain Fermi level
µi Intrinsic Fermi level
µs Source Fermi level
Φ(r) Potential energy
Φm Metal work function
Φsc Semiconductor work function
Φ0 Surface potential
τ Delay time
ε Relative strain
ε0 Dielectric constant in vaccum: 8.854× 10−12 F/m
εij Strain tensor
Ξij Deformation potential
A Kane’s parameter
Adir Kane’s parameter for direct tunneling
Aind Kane’s parameter for indirect tunneling
B Kane’s parameter
Bdir Kane’s parameter for direct tunneling
Bind Kane’s parameter for indirect tuneling
C Capacitance
Cdepl Depletion capacitance
Cinv Inversion capactiance
Cox Oxide capacitance
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EC Conduction band edge
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EV Valence band edge
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I Current
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Igs Gate leakage current
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8
R(E) Reflexion probability
S Inverse subthreshold slope
T Temperature
T (E) Transmission probability
tox Oxide thickness
TWKB Tunneling probability in WKB-approximation
V Voltage
Vdd Supply voltage
Vds Drain-source voltage
Vd Drain voltage (equals Vds, if source grounded)
Vgs Gate-source voltage
Vg Gate voltage (equals Vgs, if source grounded)
Vs Source voltage
Vt Threshold Voltage
Wg Gate width
x Germanium concentration in Si1−xGex
ALD Atomic layer deposition
AVD atomic vapor deposition
BOX Buried oxide
BTBT Band-to-band tunneling
CET Capacitance effective thicknes
CMOS Complementary MOS technology
CVD Chemical vepor deposition
DIBL Drain-induced barrier lowering
DIBT Drain-induced barrier thinning
EOT Effective oxide thickness
FET Field-effect transistor
FGA Forming gas annealing
HSQ Hydrogen silsesquioxane
LC Long channel
MOS Metal-oxide-semiconductor
MOScap Metal-oxide-semiconductor capacitor
MOSFET Metal-oxide-semiconductor field-effect transistor
PECVD Plasma enhanced chemical vapor deposition
QCL Quantum capacitance limit
RCA Radio Corporation of America
RIE Reactive ion etching
RP-CVD Reduced pressure chemical vapor deposition
SC Short channel
SEM Scanning electron microscope
SOI Silicon on insulator
SRH Shockley-Read-Hall
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Chapter 1
Introduction
Computational speed has grown exponentially with time during last decades, as it is de-
scribed by Moore’s Law [1, 2]. Since the 1970s, the main driving force for increasing compu-
tational performance was relied on scaling of logical switching devices down to the nanometer
scale in present silicon-based complementary metal-oxide-semiconductor (CMOS) technol-
ogy. Indeed, the density of devices has increased by the factor of two every 24 months,
allowing to locate billions of devices within the area of a few cm2, and resulting in a great
number of application possibilites.
In the late 1990s, the device dimensions reached the scale of a few nanometers, and conse-
quently, physical thresholds became a crucial issue that restrained the devices from scaling
down any further. Continuously reducing the gate length Lg leads to the appearance of
short-channel effects which degraded the performance. Also, decreasing the oxide thickness
tox leads to an exponentially increase of gate leakage current Ig that is unacceptable. How-
ever, Gordon Moore said in 2003 that “No Exponential is Forever: But ‘Forever’ Can Be
Delayed” [3]. Still, by applying novel materials and innovative device architecture, Moore’s
Law is valid up to now [3].
A binary logic device can adopt two states, “0” and “1”, which means “off” and “on”, respec-
tively. These two states must be distinguishable in a well-defined way, for example by a very
low off- and a very high on-current. Switching from one state to the other should be as fast
as possible. A common measure of computational speed is the gate delay time, given by
τ ∝ L
2
g
µ
Vdd
(Vdd − Vt)2
, (1.1)
which expresses the time to switch a transistor from the off- to the on-state, where µ is the
carrier mobility, Vdd and Vt are the supply and the threshold voltage, respectively. Obviously,
a minimized τ is highly desirable. Besides aggressively downscaling the gate length Lg, and
maximizing µ, on first sight it might be advisable to enlarge Vdd, at constant Vt. However,
the power consumption is given by
P = AC2V 2ddf + VddIg, (1.2)
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which greatly increases for increasing Vdd. During a long time, the standard operation
voltage value in CMOS technology has been Vdd = 5 V (see Fig. 1.1). Nevertheless, the
overal power consumption has been growing in the same fashion as the computational speed;
this is expressed by the so called “Moore’s Law of Power Consumption” [4]. Since both the
spread of information technology and the costs for energy have increased dramatically during
the last years, they have become a major burden to economical and private budgets. Vdd
has been decreased in the later CMOS device generations, but this decrease has a bottom
limit of the threshold Voltage Vt (see Fig. 1.1), which in turn is limited by the subthreshold
slope of S = 60 mV/dec in conventional CMOS devices.
Figure 1.1: Vdd and Vt are decreased in the later technology nodes. The gate overdrive
cannot be decreased in any order. Extracted from [5].
Since “conventional” device scaling is reaching its limitations, researchers and engineers are
looking for new concepts to substitute the conventional metal-oxide-semiconductor field-
effect transistor (MOSFET). On the one hand, one focuses on novel materials, such as
Germanium and III-V semiconductors (GaAs, InSb, etc.) [6], or even graphene [7], to fur-
ther increase the carrier mobility and the switching performance, but also on high-κ gate
dielectrics [8] to keep gate leakage within acceptable limits. Furthermore, device research is
pushed further to explore new device concepts. The requirements of new device technology
are challenging: First, the electrical properties must suffice for logical switching. The switch-
ing device must distinguish between the logical “0” and “1”, i.e. off- and on state current
must differ by several orders of magnitudes. Also the speed of switching is required to be
high, ideally the device exhibits a subthreshold slope of 60 mV/dec or lower. Second, the
device must be comparatively scalable as the conventional MOSFET to fit the Very Large
Scale Integration (VLSI) circuits [9], such as CPUs in personal computers. Also, it must
be suitable for mass production, i.e., the economical sustainability must be obtained. This
includes the reduction of power consumption. Even when a transistor is in the off state, it
consumes power: P ≈ I2offVdd, which must not be neglected.
One promising candidate to overcome these challenges is the band-to-band tunneling field-
12
effect transistor (TFET), which is based on tunneling of charge carriers through a potential
barrier, in contrast to the MOSFET, which is based on carrier diffusion. The main advantage
of TFET devices is to break the limit of 60 mV/dec, enabling smaller Vdd and thus decreasing
power consumption [10]. Although band-to-band tunneling in semiconductors was already
described by Esaki in 1958 [11], first papers on tunneling transistors were published in the
late 1980s by Banerjee (simulations) et al. [12] and Takeda (experimental) et al. [13]. How-
ever, the full potential of the TFET as ultra-low-power device was carved out not until 2004,
when Appenzeller et al. demonstrated the first time an experimental TFET which showed
an inverse subthreshold slope smaller than 60 mV/dec [14]. This breakthrough raised the
large interest of both science and industry, who started to research on TFETs intensively.
Nonetheless, up to now, there is no TFET concept whose perfomance is superior to that of
a MOSFET in every way, although many approaches have been proposed [15].
In this thesis, several concepts of band-to-band TFET devices are presented employing novel
materials. In chapter 2 a brief introduction to the operation principle of MOSFET is given,
point out its limitations and introduce the basics of the TFET. We also discuss novel ma-
terials that are used for the fabrications of the TFETs, mainly strained SiGe and high-κ
materials. Planar TFETs on strained Si1−xGex are presented in the chapter 3 and 4, where
the impact of the material and fabrication parameters are discussed. The influence of the Ge
concentration x is analyzed, as it impacts the electrical performance of the TFET devices.
Also the role of source and drain implantation is discussed. We focus on the assymetrical
doping concentrations in source and drain to obtain enhanced device performance. In chap-
ter 5 we introduce the Si/SiGe hetero-structure TFET. Devices with in-situ doped Si0.5Ge0.5,
intrinsic Si channel and n-doped Si drain exhibit superior switching behaviour compared to
the planar all-SiGe TFET. In chapter 6 we also make a systematical comparison between
long-channel and short-channel devices in order to study the scalability of TFETs. Addi-
tionally to the analysis of the fabricated devices we carry out TCAD simulations to support
the experimental results.
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Chapter 2
Theoretical introduction
2.1 Principles of operation of the MOSFET
In this chapter, the most common terms of device physics are explained. We start with the
most common device of up-to-day information technology, the metal-oxide-semiconductor
field-effect transistor (MOSFET). Although the MOSFET has been described theoretically
already in 1926 [16], it became important in the 1960s when mass production of the MOSFET
started and it began to replace the bipolar transistor [17, 18]. Today complementary doped
MOSFETs (CMOS) are the essential part of logical circuits and thus in most computational
applications. The MOSFET is a three-terminal switching device, with source (s), drain (d)
and gate (g). The current that flows from source to drain indicates the state of the MOSFET:
on, i.e., current flowing, and off, i.e, no (or low) current flowing. These are the two logical
states “1” and “0”, respectively. The ratio of off- and on-current Ion/Ioff should be as high as
possible. The gate terminal controls this current flow, hence the gate can be considered as a
switch. The time it takes for the gate to switch the transistor from on to off is given by the
delay time, see Eq. 1.1. The subthreshold slope S is an indicator for the speed of switching,
and it should be as small as possible for fast switching.
2.1.1 The MOScap
Before the principles of MOSFET operation are explained, it is useful to study the concept
of the metal-oxide-insulator capacitor (MOScap) before. A MOScap is a two-terminal device
and constitutes the most crucial element of any MOSFET: the gate. By means of the MOScap
properties we explain common and basic terms of semiconductor device physics. The two
terminals of the MOScap are the gate or top contact and the bulk or bottom contact. The
latter is usually grounded so the MOScap can be treated as one-terminal device.
The MOScap structure is displayed in Fig. 2.1. It is built of a slightly p-doped (a typical
dopant concentration is e.g. NA ≈ 1 × 1015 cm−3) semiconductor1 with the bandgap Eg.
1A n-doped semiconductor can be used in the same fashion, but then we have to discuss voltages with
the opposite polarity as for the p-MOSCAP.
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Figure 2.1: (a) Schematic layout of a MOScap. (b) MOScap band structure without
external voltage applied. For simplicity, the work function of the metal Φm is identified
with the work function of the semiconductor Φsc.
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Figure 2.2: The MOSCAP band structure under an applied gate voltage. (a) shows
the band structure in the accumulation regime. Beneath the oxide surface a layer of
holes is formed. The depletion regime is shown in (b). The surface potential Φ0 is
pushed below the conduction band and electrons accumulate at the surface, whereas
the hole density starts to deplete. In (c) the inversion regime is shown. Φ0 is decreased
further, and the number of electrons at the surface exceeds the number of holes.
The actual Fermi level EF is energetically located below the intrinsic Fermi level µi, which
is located in the middle of the bandgap, between conduction band EC and valence band
EV. On top of the semiconductor there is a conducting material, usually a metal with the
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work function Φm. Semiconductor and metal are separated by an insulating oxide with a
sufficiently large bandgap; its conduction and valence band edges are placed well above and
below the respective edges of the semiconductor. For the sake of simplicity, let us assume the
work functions of the metal Φm and the semiconductor Φsc = χ+Eg− (EF−EV) are equal2
(χ is the electron affinity of the semiconductor). An electrical potential V is applied on the
metal in relation to the bulk of the semiconductor, which is grounded. For V = 0, and the
bands in the semiconductor are in flat-band condition . If a negative V is applied, the Fermi
level in the metal will be raised, causing µi at the surface to shift upwards , which leads
to an upward bending of the bands close the surface, causing holes to accumulate in this
region. This is called accumulation regime (Fig. 2.2(a)). For a positive V , the bands will
be bent upwards and electrons will accumulate in the region close to the surface, while the
positive space charge is depleted, thus this is called depletion regime (Fig. 2.2(b)). For even
larger positive V , the intrinsic Fermi level will bend beneath EF, resulting in accumulation of
more electrons than holes in this region. Because electrons are the minority charge carriers
in a p-doped semiconductor, this is called inversion regime (Fig. 2.2(c)). In depletion, if
interface trapped charges are neglected, the total amount of charge is the depletion charge
beneath the surface, Q = Qdepl. The surface potential Φ0 is proportional to the difference of
the applied voltage V and the voltage drop in the oxide layer Vox = Q/Cox, where Cox is the
capacitance of the oxide.
Φ0 = e (V − Vox) = q
(
V − Q
Cox
)
, (2.1)
where q is the elementary charge. The total charge Q is given by the voltage V and the total
capacitance
C =
1
1/Cox + 1/Cdepl
, (2.2)
where Cdepl is the capacitance of the depleted semiconductor. Thus, Eq. 2.1 yields, if
interface trap charges are neglected:
Φ0 = qV
(
Cox
Cox + Cdepl
)
. (2.3)
In case of a thin semiconductor body (about < 10 nm), the depletion region will take place
all over the gated region, thus the semiconductor is called fully depleted .
2.1.2 Principles of MOSFET operation
In this subsection, we will briefly introduce the working principle of a metal-oxide-semiconductor
field-effect transistor (MOSFET). The MOSFET is the fundamental type of device in the
2This assumption is valid within this chapter. In fact, work function engineering is a major issue of
MOSFET design. It is very important to choose the proper work function Φm for a given semiconductor. A
different Φm leads to a shifted threshold voltage Vt.
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standard complementary MOS (CMOS) technology. The operation principle of a conven-
tional long-channel MOSFET is based on drift-diffusion of charge carriers from the source to
the drain via injection into the channel. The MOSFET is a logical switching device: without
voltage applied, the device is in thermal equilibrium and no current is flowing. When a
potential difference is created between the source and the drain, the device is out of equilib-
rium and carriers can drift from the source to the drain, which will result in a source-to-drain
current Is = Id, if gate leakage Ig is neglected. The gate works as a switch: it controlls the
potential barrier height in the channel, and thus controlls Id.
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Figure 2.3: The working principle of a MOSFET, (a) showing the cross section of
an n-type device, (b) illustrating the working principle by plotting the band structure
(represented by the conduction band edge EC) of an n-MOSFET under positive Vds
bias. fs and fd are the Fermi distribution in source and drain, respectively. A positive
Vgs will lower the channel barrier and increase the current from source to drain. (c)
The resulting current Id is plotted logarithmically as a function of Vgs. As long as
the surface potential Φ0 is placed above the Fermi level in the source, the current will
increase by one order of magnitude for every 60 mV.
We shall discuss here the n-FET. It is built of a slightly doped p-type semiconductor sub-
strate, with highly n-doped source and drain (Fig. 2.3). The p-FET is the complementary
device type to the n-FET; its substrate is n-doped, with highly p-doped source and drain.
Its working principle is exactly the same, except that the polarity of current and voltage is
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changed. We focus here on the n-type device only.
We assume that the voltage bias in the source is grounded Vs = 0, so if we apply a voltage to
the drain, the potential barrier between source and drain is Vds = Vd (in the same manner of
fashion the source-gate and the gate voltage can be identified Vgs = Vgs). Due to the thermal
broadening of the Fermi functions in source and drain fs,d at temperature T , which is given
by
fs,d(E, T ) =
1
exp
(
E−µs,d
kBT
)
+ 1
, (2.4)
electrons that occupy states above the conduction band in the channel barrier (i.e. E ≥ Φ0)
will diffuse and eventually drift to the drain, even if no gate voltage applied Vg = 0. The
device is now in the off-state, and the resulting current is called off-current: Id(Vg = 0) = Ioff .
Now applying a small positive voltage to the gate, the bands in the channel are lowered,
the channel itself will start to deplete and the electron current is increased exponentially,
because at this state the exponential tail of the Fermi-function is dominant (Fig. 2.3). The
semiconductor is in depletion regime, and the the electrostatic properties of the bands are
the same as shown in Fig. 2.2(b). With further increasing of the gate potential beyond
the threshold voltage Vt an inversion layer will start to form beneath the gate surface (as
in Fig. 2.2(c)). This inversion layer will screen the channel from the gate potential. The
surface potential and thus the potential barrier cannot be decreased linearly anymore and
will eventually reach saturation. Consequently, Id will reach saturation. At this point we
shall look into the subthreshold regime Vg < Vt more precisely. The amount of charge Qtot is
given by the capacitance of the gate Cox and the semiconductor Cdepl. Using the Landauer
formalism [19], this drain current in the subthreshold regime is given by
Id =
2q
h
∞∫
−∞
dET (E) (fs(E)− fd(E)) , (2.5)
where T (E) is the transmission factor, and fs and fs are the Fermi levels in source and
drain, respectively. We assume that T (E) is the so-called “quantum of transport” [20], that
means T (E) = 1 if E > Φ0(Vg) and (T ) = 0 else. This assumption ignores parameters that
are important to the performance of the MOSFET, such as gate length and carrier mobility.
However, we can approximate the Fermi distribution by the Boltzmann distribution, because
in the subthreshold regime, only the states from the Fermi function’s exponential tail are
relevant. This also means that for these states fs  fd. We are neglecting injection from
the drain to the channel. Thus we get for the drain current
Id =
2q
h
∞∫
Φ0
dE exp
(
−E − µs
kBT
)
= kBT
2q
h
exp
(
µs − Φ0
kBT
)
, (2.6)
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and the inverse subthreshold slope3 becomes
S =
∂Id
∂ log V
= kBT
∂V
∂Φ0
ln(10). (2.7)
From Eq. 2.3 we obtain
S =
kBT
q
(
1 +
Cdepl
Cox
)
ln(10). (2.8)
If the MOSFET is designed with a sufficiently high gate capacitance, so that Cdepl  Cox,
the slope becomes at T = 300 K
S =
kBT
q
ln(10) ≈ 60mV/dec. (2.9)
This value is a physical lower limit of S for the MOSFET. This has severe consequences on
the switching behaviour of the MOSFET. Modern VLSI devices require a ratio of on- and
off-current Ion/Ioff of at about five orders of magnitude minimum. That means even for an
ideally built MOSFET that exhibits such a slope the gate voltage has to be increased at least
by 300 mV. However, this value might not suffice for many applications. In a logical circuit
the supply voltage Vdd is equal to the drain voltage Vd, and Vdd is also the bias that is applied
to the gate for switching from 0 to 1. So in a real circuit Vdd exceeds the value of 300 mV
by far. In terms of searching for new device concepts with regards to minimizing power
consumption one has to find a method for decreasing Vdd. If one would further decrease Vdd
in a MOSFET, the gate overdrive Vdd−Vt would stay constant (see Fig. 2.4(a)), so the gate
delay would stay constant as well (Eq. 1.1). However, Ioff would drastically increase, while
Ion would stay constant. This would lead to a significant undesirable degradation of Ion/Ioff ,
as illustrated in Fig. 2.4. Consequently, one has to decrease S below 60 mV/dec, which is
not possible for the conventional MOSFET at room temperature.
2.2 The band-to-band tunneling field-effect transistor
In the last section we have seen that the subthreshold slope of the conventional MOSFET is
limited to 60 mV/dec, and thus downscaling of Vdd is limited. In order to build a switching
device that will break this limit and allows downscaling Vdd further, it is indispensable to
search for a wholly new concept of a device. Fig. 2.4(b) compares the transfer curves of
several MOSFET types (bulk, Si, high mobility, multi-gate (MuG)), with that of a TFET.
In this section the concept of the band-to-band-tunneling FET is presented as a possible
substitute or alternative for the conventional MOSFET. The principle of operation will be
explained in a similar manner as the principle of the MOSFET in the previous section. For
calculation of the tunneling currents we use the WKB-approximation, in order to determine
3The “inverse subthreshold slope” is called simply “subthreshold slope” or “slope” mostly throughout this
work.
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Figure 2.4: (a) Schematically sketched transfer characterisics of a MOSFET, showing
that decreasing the supply Voltage Vdd would increase Ioff exponentially, because of
the 60 mV/dec limit. (b) Transfer curves for different types of MOSFET (bulk Si,
high mobility, multi-gate), compared with a TFET transfer curve. Since the slope in
a TFET can be smaller than 60 mV/dec, Vdd can be scaled down without significantly
increasing Ioff . Figures extracted from [10].
the tunneling rate. As the natural length Λ will be discussed, the importance of optimizing
the gate control will be elucidated, not only for enhancing of current and slope, but also for
making the TFET device suitable for logical switching. Consequently, we will discuss the
grand challenges of the TFET in Sec. 2.2.5 that have to be faced in order to achieve the
goal of building a TFET that is competitive with the state-of-the-art MOSFETs.
2.2.1 Principles of operation of the tunneling FET
The broad interest in Band-To-Band-Tunneling FETs has risen ca. one decade ago. Nirschl
et al. presented TFET simulations in 2004 [21], pointing out its insensibility to short channel
effects and showing that a TFET inverter is able to switch faster than a MOSFET inverter.
Also in 2004, Bhuwalka et al. presented the first simulation of a SiGe/Si hetero-structure
TFET [22]. In the same year, Appenzeller et al. were the first ones who experimentally
demonstrated that a TFET can exhibit a subthreshold slope smaller than 60 mV/dec by
studying a carbon nanotube (CNT) TFET [14]. The TFETs that are discussed in this work
exhibit a similar architecture as the MOSFET, which is discussed in the previuos subsection,
except that source and drain are oppositely doped, and hence, it can be considered as a gated
p-i-n diode. In our first assumption we state that the p and n dopant concentrations in source
and drain, respectively, are sufficiently high so that the Fermi levels in source and drain are
degenerated, i.e. they lie within the valence and conduction band, respectively (µs < E
s
V
and µd > E
d
C).
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If we apply a gate voltage Vg > 0 on the intrinsic channel region, its band will shift downwards
and an overlap of the conduction band of the channel EchC and the valence band of the source
EsV appears. This allows electrons to tunnel from the source valence band to the unoccupied
channel conduction band. Basically, the TFET works as a band pass filter , i.e., only the
states within the band overlap contribute to the total current, so the high and low energy
states from the Fermi distribution are cut off. This situation is comparable to cooling down
a conventional device: for lower temperatures the states above the Fermi level are less
populated, decreasing the off-current and yielding to a steeper subthreshold slope S.
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Figure 2.5: (a) Cross section of a semiconductor n-TFET. Note that source and drain
are oppositely doped. (b) explains the working principle of a band-to-band TFET by
its band structure alignment. Applying a gate voltage Vg > 0 to the undoped channel
can create a band overlap ∆Φ at the p-i-junction, i.e., the conduction band EC in the
channel is lifted below the valence band EV in the source, creating a band overlap
∆Φ, enabling a tunneling current as a function of gate voltage (c). The exponential
tail of the Fermi-distribution is cut off, which makes subthreshold slopes smaller than
60 mV/dec possible. With increasing Vg and ∆Φ the tunneling current will increase.
However, because of its p-i-n structure tunneling can occur for both electrons and holes at
the p-i and the n-i junction, respectively, depending on the polarity of the gate bias. For
Vg > 0 the bands in the channel are energetically moved down, allowing electron tunneling
from the p-doped region into the undoped channel (and thus creating a hole in the source;
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this can also be considered as hole tunneling from channel to source). For Vg < 0 the channel
bands are moved up, which makes it possible for holes to tunnel from the n-doped site into
the channel (or tunneling of an electron from channel to the n-doped side, creating a hole in
the channel). This will result in an ambipolar behavior4. of the transfer characteristics (see
Fig. 2.6), which is not suitable for logic switching.
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Figure 2.6: (a) Electrons can tunnel from the valence band of the p-doped source into
the conduction band of the channel, for Vg > 0 (blue), whereas for Vg < 0 holes tunnel
from the conduction band in the n-doped drain to the valence band in the channel. (b)
In the transfer characteristics this will result in the characteristical ambipolar behavior.
There is a small Vg offset due to a voltage bias that is applied to the drain side.
2.2.2 The WKB approximation
Tunneling is a quantum mechanical phenomenon. When a particle with the energy E = ~
2k2
2m∗ ,
the wave number k, the effective mass m∗ and the amplitude 1 hits a potential barrier of the
height Φ, with E < Φ, the barrier acts like a “forbidden” zone for the particle: it cannot exist
in this zone as classical particle (Fig. 2.7). However, the wave function exists in this zone,
but its wave number k is imaginary. Beyond the barrier, the particle can exist with a real k,
and its amplitude is T (E) < 1. Also, a part of the incoming wave is reflected at the barrier,
and the reflected amplitude R(E), with R(E)+T (E) = 1. From the statistical interpretation
of the quantum mechanical properties, the particle is reflected with the probability R and
4Due to that ambipolar behavior both n- and p- side can act as source, while the respective other acts as
drain, depending on the polarity of the gate voltage (n- and p-TFET for Vgs > 0 and Vgs < 0, respectively).
However, for the sake of simplicty, the p- and n-doped regions are mostly called source and drain, respectively,
because we will mostly consider the n-TFET
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tunnels with the probability T (E) through the barrier. T (E) depends on the size and the
shape of the potential barrier, and also on the particle energy E.
(a) (b) (c)
Φ
E
x
k real k imaginary k real
Figure 2.7: A particle, here a plain wave exp(ikx) with the amplitude 1 in the region
(a), enters a potential barrier (b) with the height Φ. Reflection at the barrier is not
taken into account. In the simple case of a rectangular barrier, as displayed in the figure,
the wave function is exponentially dampened. In the region (c), the wave function is
a plain wave as in (a), with the amplitude T (E). “Classically” speaking, the particle
tunnels through the barrier with the probability T (E).
The tunneling probability by the approximation of Wenzels, Kramers and Brillouin assumes
that the wave length of a particle is small compared to the size of the tunneling barrier.
The particle is described by the wave number k. The tunneling barrier can be described by
a triangular potential with the base length dWKB (see Fig. 2.8). With this assumption the
tunneling probability TWKB is calculated by [23]
TWKB = exp
(
−2
∫ dWKB
0
dx
√
2m∗qFx
~
)
, (2.10)
with the effective particle mass m∗, the elementary charge q and the electical field F =
(Eg + ∆Φ)/(qΛ), where Λ is the natural length, which will be explained later. From Fig. 2.8
we can see that Eg/dWKB = (Eg + ∆Φ)/Λ, so we obtain for Eq. 2.10
TWKB = exp
(
− 4Λ
√
2m∗E3/2g
3~ (Eg + ∆Φ)
)
. (2.11)
The tunneling probability acts as a transmission factor in the Landauer formalism for calcu-
lating the current in the subthreshold regime. At first instance, TWKB is dependent on the
semiconductor parameters of the bandgap Eg and effective mass m
∗, so that semiconduc-
tors with smaller bandgaps and effective masses will lead to higher tunneling. Second, the
tunneling probability will increase for increasing band overlap ∆Φ. Third, TWKB depends
on the natural length Λ , which is a measure of the curvature of the potential Φ(r) at the
tunneling junction. Λ can be interpreted as the tunnel distance for the charge carriers. The
channel properties and junction depth impact on the natural length such that
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Λ = Λch + Λdop. (2.12)
The natural length can be obtained from solving the poisson equation [24], ∇2Φ(r) = −NA,D
ε
,
where NA,D is the number of acceptors or donors, respectively. For a planar device with a
single gate Λch is given by [25]
Λch =
√
doxdsc
κsc
κox
. (2.13)
This equation demonstrates that small thicknesses of the semiconductor (dox) and the gate
oxide layer (dsc) are desirable, alongside with a high oxide permittivity κox. For this, see also
the chapter about high-κ materials. To minimize Λdop, one should achieve as steep dopant
profile as possible.
dWKB
Eg
∆Φ Λ
Figure 2.8: In the WKB approximation the tunneling barrier has the shape of a
triangle with the base of dWKB and the height of Eg. From basic geometry we can see
that Eg/dWKB = (Eg + ∆Φ)/Λ.
2.2.3 The subthreshold regime in the TFET
Let us consider the TFET in the subthreshold regime. We will calculate the tunneling current
that yields the drain current Ids. Again, carrier injection from the drain is not taken into
account. In contrast to the MOSFET, where all states E > Φ will contribute to the current,
in the TFET only states with energy E for which is EchC < E < E
s
V, i.e. within the band
overlap ∆Φ = EsV − EchC , can contribute to the current:
Id =
q
h
∆Φ∫
0
dET (E)fs(E) =
q
h
TWKBF (∆Φ). (2.14)
We assume ∂V/∂∆Φ = 1/q (cf. Eq. 2.8 and 2.9), so we get for the inverse subthreshold
slope S = ∂VG/∂(log Id),
S =
ln(10)
e
(
1
TWKB
∂TWKB
∂∆Φ
+
1
F (∆Φ)
∂F (∆Φ)
∂∆Φ
)−1
(2.15)
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We get for very high tunneling probabilies (TWKB ≈ 1).
S =
ln(10)
q
∆Φ (2.16)
From that, we see two essential properties of the TFET, which are fundamentally different
to the MOSFET. First, the subthreshold slope S is dependent of the ∆Φ and thus on the
applied gate Voltage VG. Second, and even more crucial, S can undergo the MOSFET limit of
60 mV/dec. Finally the slope is independent of the temperature, neglecting the temperature
dependence of the parameters such as Eg and m
∗.
2.2.4 Drain-induced barrier thinning
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Figure 2.9: Band diagramm (a) of a MOSFET at constant Vgs > 0, fs,d are the
electron Fermi distribution in source and drain, respectively. Increasing Vds leads to an
output current Id, which is displayed on the right hand side (b). Id increases linearly
with the source-drain voltage Vds, until it reaches saturation.
In the MOSFET, the output Id vs. Vds for a given Vgs is typically characterized by a linear
onset (Fig. 2.9). According to Eq. 2.5 the current is proportional to the difference of the
Fermi levels in source and drain fs − fd. Since µd is pinned by the drain bias Vs, Id will be
proportional to Vds. In the TFET, the situation is different. Let us assume a TFET device
in on-state under a small Vg > 0 bias, while Vds = 0. In this case, electrons are injected
from the source to the channel and lead to the case of inversion as it has been shown in the
MOScap. This charge will screen the channel surface potential Φ0 from the gate potential.
Therefore, increasing Vg will increase this inversion charge Qinv, and the bands will not be
shifted anymore by the gate. If one applies a drain voltage, the inversion charge in the
channel will be reduced, hence the bands in the channel will be shifted, altering the band
overlap at the source-channel junction.
In this case, the surface potential Φ0 is controlled by the drain voltage Vds, and therefore,
the tunneling barrier is decreased with increasing Vds. This is called drain-induced-barrier-
thinning (DIBT). For small values of Vds the current Ids increases exponentially, before it
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Figure 2.10: Band diagramm (a) of a TFET at constant Vgs > 0, fs,d are the electron
Fermi distribution in source and drain, respectively. Increasing Vds leads to an output
current Id, which is displayed on the right hand side (b). For small Vds > 0 an inversion
charge Qinv screens the surface potential from the gate voltage. This leads to an
exponential onset (“S-shape”) of the output current. For higher Vds the charge Qinv
decreased and the current saturates.
saturates (Fig. 2.10). This effect is undesirable for logic switching, where one would need a
linear onset as in the MOSFET. Thus, we require optimal gate control. The surface potential
is given by the gate voltage Vg, the capacitance of the oxide and the semiconductor, Cox and
Cinv,
Φ0 = qVg
(
Cox
Cox + Cinv
)
, (2.17)
when interface trap charges are neglected. within the so called quantum capacitance limit
(QCL)
Cox  Cinv (2.18)
From Eq. 2.17 one obtains
Φ0 = qVg. (2.19)
In this case, the surface potential will follow the applied gate potential one-by-one without the
influence of the inversion charge in the channel [26]. However, reaching quantum capacitance
is difficult, for oxide capacitance must be maximized and the inversion capacitance of the
semiconductor has to be minimized. The first can be achieved by thin oxides with large
dielectric constant (high-κ materials, see the later section below), the second by choosing
a semiconductor with a small dielectric constant–the latter is not feasable, because other
semiconductor properties (such as Eg and m
∗) are more important.
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2.2.5 Grand challenges of the TFET
In the last sections the most crucial difference of MOSFETs and TFETs have been dis-
cussed: The TFET’s possibility to break the limit of 60 mV/dec. Not only a steeper slope
would enhance computational time by making switching faster, it also would significantly
reduce power consumption according to Eq. 1.2. The replacement of the MOSFET by the
TFET would significantly contribute the goal of reducing both operational power by reduc-
ing Vdd and stand-by power, which is a major impact on electrical power consumption today.
This makes it worthwile to research the TFET approach in terms of both building a high-
perfomance low-power device and make it applicable for CMOS technology. As a conclusion,
we will summarize the challenges that arise from the working principle of a band-to-band
tunnel transistor.
• Maximizing the tunneling probability. For large operation currents the tunneling prob-
ability TWKB must be sufficiently high. Up to now, all TFETs are still inferior to
MOSFETs regarding on-current. In order to overcome these limitations, several at-
tempts have been proposed, using different channel materials with decreased bandgap
Eg and effective mass m
∗. Also, for maximizing TWKB the natural length Λ has to
be decreased, and this is contributed to the gate control, which will be addressed in
a later point. A TFET on a strained Ge/Si hetero-structure with high currents are
reported by Krishnamohan et al. [27], who ovserved on-currents of 300 µA/µm, but
at very high voltage condition, Vd = 3 V and Vg = 4 V. They used strained Ge with
a small bandgap 0.4 eV, which is highly benficial for increasing T . III-V semiconduc-
tors like In1−x−yGaxAsy have also been studied to examine their potential as channel
material for TFETs [28, 29]. InSb, which has a very small bandgap (Eg ≈ 0.17 eV),
has also been discussed as channel material [30, 31]. However, an extremely small
bandgap will lead to increased recombination currents, which will significantly increase
the off-current, degrading the switching properties. Ge and InSb also exhibit small
effective mass, which also improves the tunneling current. Nevertheless it is difficult to
implement pure strained Ge or even III-V semiconductors into the exisiting Si-based
CMOS technology. The challenge is to find a proper semiconductor with a small (but
not too small bandgap), which is compatible to silicon, i.e. with a comparable lattice
parameter and similar processing properties, such as Si1−xGex.
• Reducing the natural length. Besides decreasing Eg and m∗ for increasing T , as dis-
cussed in the last point, the natural length Λ = Λch + Λdop has to be decreased. Λ can
be interpreted as tunneling distance, and thus, a small tunneling distance will enhance
the probability of tunneling. Λch is a measurement of the gate control. So it is crucial
that the gate control has to be optimized. This can be achieved by choosing a high-κ
dielectric as a gate oxide. An ultra-thin-body (UTB) semiconductor is helpful, as it
minimizes dSC. Nevertheless, the choice of the optimal gate architecture is of great
importance, for example by employing double gates [32], or nanowires [33]. The ideal
case would be gate-all-around (GAA) nanowire [34]. In the case of the MOSFET, im-
proving gate control is important due to device scaling, but for TFETs it is imporant
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beyond scaling issues: a decreased value Λ directly improves the tunneling current and
the slope. Besides decreasing Λch, Λdop has to be reduced, which denotes the steepness
of the tunneling junction. In the ideal case of an abrupt junction the contribution to
the natural length is Λdop = 0. This can be achieved by growing hetero-structures,
where source and drain are doped during growth (in-situ doping). Usually in-situ
doped junctions are steeper than those formed by ion implantation and thermal acti-
vation. Furthermore, in-situ doped devices reduce the thermal budget of the process,
in contrast to implanted devices, which require high-temperature annealing: during
the growth of the doped layer the dopants occupy regular lattice sites, i.e., maximum
dopant activation is achieved. This also allows to optimize the doping concentration.
On the other hand, one should minimize dopant diffusion during fabrication.
d
gs
Figure 2.11: Transfer characteristics for a Si tunneling FET, for different Λ, calulated
Eq. 2.14. Also shown is a reference slope of 60 mV/dec.
Fig. 2.11 demonstrates the tremendous significance of scaling Λ. The figure shows
transfer curves calculated from Eq. 2.14, for a Si TFET (Eg = 1.12 eV, m
∗ = 0.26m0)
with ∆Φ = qVg, Vds = 1 V. Not only a small Λ yield higher currents, also a sub-
60mV/dec slope can only be observed at extremely low currents if Λ is large.
• Achieving quantum capacitance limit. Reaching for the goal of the perfectly controlled
gate also includes the attempt to achieve quantum capacitance limit (QCL). In QCL,
the capacitance of the gate oxide is large compared to the capacitance of the semi-
conductor in inversion (Eq. 2.17 and 2.18). This does not only mean that the surface
potential follows the gate potential one-to-one in the subthreshold regime; also it means
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that there is a direct proportional relationship between Id and Vd in the on-set of the
output, as for a MOSFET (Fig. 2.9). Achieving the QCL demands superior device
design. Conventional designs do not exhibit QCL, but it is expected to find in gate-all-
around nanowires with a diameter in the range of a few nanometers. The capacitance
of the gate must exceed the capacitance of the channel in inversion, Qox >> Qinv.
• Suppressing the ambipolar behaviour. In an n-MOSFET the transistor is switched on,
when a positive Vd > 0 is applied to the drain, and the gate voltage Vg > 0. For
Vg < 0 basically no current is flowing, aside from contribution from the exponential
tail of the Fermi distribution, the device can be considered to be in the off-state. The
situation is different in a TFET, which can work as both, n- and p-type device. For
an n-type device a positive Vd is applied between drain and source. The device will
be switched on for Vg > 0, when electrons tunnel from the p-doped source into the
channel. For Vg < 0, holes will tunnel from the n-doped region into the channel,
resulting in a current that may be of the same order of magnitude as for Vg > 0. This
is not suitable for logic devices, namely inverters, where one requires well defined off-
and on-states. As a consequence, one has to find a way to get rid of the ambipolar
behavior. One possibility is asymmetrical doping of source and drain, which will be
extensively discussed in chapter 4. Another possibility is to construct a TFET from a
hetero-structure, e.g. a structure with two semiconductors with two different bandgaps
Eg1 < Eg2. The source is built from a semiconductor with the smaller Eg1, resulting
in a large tunnel current at the source/channel interface. For channel and drain, a
semiconductor with a larger bandgap Eg2 is beneficial, resulting in a smaller tunnel
current at the drain/channel junction. It is of great importance that the bands of
the two semiconductors at the source/channel interface are aligned properly. The
processing of hetero-structure provides several fabrication diffulties, such as selective
growth or selective etching. Nevertheless, hetero-structure TFETs are considered to
be a promising approach for improved on-currents and reduced ambipolar behavior
[35–37]. Hetero-structure TFETs will be discussed elaborately in chapters 5 and 6.
• Dopant profile optimiziation. One has to find a trade-off between higher and lower
dopant concentration NA in the source (Fig. 2.12). Higher concentrations result in
higher tunneling currents, but if the Fermi level µs is highly degenerated and is located
deep below the valence band, high energy electron states from the exponential tail of
the Fermi function can contribute to the current. Like in a MOSFET, these states
cannot switched off, and the subthreshold slope might be degraded. On the other
hand, lower NA results in smaller currents, but gives the possibility to fully exploit
the advantage of the TFET as its property of a band pass filter. The filter cuts off
the high energy states of the Fermi distribtuion, which will lead to steeper slope below
60 mV/dec. This problem might be more crucial for semiconductors with a low density
of states, where the impact of the Fermi broading on the the steepness of a slope
becomes a prominent issue.
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Figure 2.12: Two p-i junctions are shown with “lower” (a) and “higher” (b) acceptor
concentration NA. In both cases, NA is high enough so that µS is shifted, i.e., µs < EV.
The junction with the higher NA shows a larger band overlap ∆Φ for the same voltage
bias, but the junction with the lower NA cuts off the high energy states from the Fermi
distribution.
2.3 Novel materials
For decades, CMOS technology was based on all-Si devices, with SiO2 as gate oxide. When
scaling of Si devices had become more difficult, interest was raised in other semiconductors,
such as biaxially and uniaxially strained Si and Si1−xGex, to improve the performance of
scaled devices. Also, other gate oxides with higher permitivitties were introduced to continue
scaling of the gate stack, while keeping the gate leakage low. As the TFET became one of
the most promising candidates for future power-saving devices, the use of novel materials
for tunneling FETs became apparent. This section will focus on Si1−xGex as novel channel
material and high-κ materials as gate oxide.
2.3.1 Silicon-germanium and strained materials
Although the research interests into strained semiconductors have existed for many decades
[38], its technological importance arose only one decade ago [39, 40]. Nowadays the appli-
cation of strained semiconductors plays a major role in CMOS technology. MOSFETs built
from biaxially strained silicon-on-insulator (sSOI) show improved Ion/Ioff and S compared
to unstrained SOI [41]. This perfomance boost was achieved by a significant enhancement
of the carrier mobility [42, 43].
In this subsection a brief overview on the physical mechanism of biaxially strain on Si and
Si1−xGex will be given, Devices on Si1−xGex with a high-κ have been demonstrated to show
good p-MOSFET performance [44]. The relevant semiconductor parameters that are af-
fected by strain are the bandgap Eg and the effective mass m
∗, which have both a significant
impact on the tunneling probability, see Eq. 2.11. Although the mobility enhancement of
strained Si impacts MOSFET characteristics significantly, it will not be discussed here, since
mobility itself has only a minor significance to the TFET performance, since the resistance
arising from a possibly low mobility has a less impact than the resistance arising from the
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tunneling barrier. However, the situation might be different for high-perfomance TFETs
with very high tunneling currents, restraints from mobility degradation can also play a role.
Also, uniaxial strain will be discussed only very shortly in this chapter, since it has a major
impact on 1D structures like nanowire devices, mainly.
The band structure of Si and SiGe
(a) (b)
Figure 2.13: (a) shows the Brillouin zone of silicon. Notable points are the Γ-point
and the X-points. (b) depicts the dispersion relation (band structure) E(k) for both
the ∆ and the L-axis. At finite temperatures, the maximum of EV at the Γ-point
is filled with holes, whereas the minimum of EC close to the X-point is filled with
electrons. Extracted from [23].
Silicon belongs to the group of cubic crystals with an fcc lattice structure (diamond). Its
Wigner-Seitz unity cell in the reciprocal lattice is called the first Brillouin zone, it is depicted
in Fig. 2.13(a). The center of the Brillouin zone (k = 0) is represented by the Γ-point.
Silicon-germanium alloys Si1−xGex with an atomic Ge concentration of x < 0.85 feature the
same crystal lattice symmetry as Si. The dispersion relation E(k) in Fig. 2.13(b) depicts
the band-structure of Si. The maximum of the valence band EV is located at the Γ-point,
and the conduction band features a minimum close to the X-point (“valleys”). The energetic
difference between these extrema is the bandgap Eg. Its value in unstrained Si is 1.12 eV.
As can be seen in Fig. 2.13(b), the conduction and the valence band exhibit a parabolic
shape at the minium and the maximum, respectively. So, the dispersion relation around
these points can be approximated as
32
2.3. NOVEL MATERIALS
E(k) =
~2(k − kmin)2
2m∗
. (2.20)
For most applications, this approximation is sufficiently accurate. Since in a cubic crystal
the 〈100〉-axes are indistinguishable, the conduction band for electrons is sixfold degenerated.
In Fig. 2.15 depicts the areas of constant energy E(kx, ky, kz) = const. of the conduction
band for unstrained Si, represented by six equivalent ellipsoids located around the Γ-Point
2.15(a). They are referred to as ∆6 valleys, because their symmetry axes (long ellipsoid axes)
are identical with the ∆-axes, and to denote their sixfold degeneration.
Besides the bandgap Eg, another crucial parameter is determined by the band structure, the
effective mass m∗. Its tensorial value is given by
1
m∗ij
=
1
~2
∂2E(k)
∂ki∂kj
(2.21)
A visualization of the electron effective mass tensor is given in Fig. 2.14. For silicon we
obtain two effective masses for electrons in the conduction band, the transversal mass mt
(i 6= j) and the longitudinal mass ml (i = j). mt and ml are important for anisotropic
conduction perpendicular and parallel to the main axis, respectively.
[ i ]
mii
mij
mik[ j ]
[ k ]
Figure 2.14: A graphical depiction of the effective mass tensor. The constant energy
ellipsoid is displayed for the [i] direction. For i 6= j 6= k we obtain ml = mii and
mt = mij = mik.
From the Fig. 2.13(b) one can see that there are two valence bands that are degenerated at
the Γ-point, where they are parabolically shaped. The calculation for the effective hole mass
according to Eq. 2.21 will give two effective hole masses, the light hole mass mlh from the
strongly curved valence band and the heavy hole mass mhh from the weakly curved valence
band.
Compressively and tensile strained semiconductors
An elastic dilatation εij of the crystal will introduce a deformation potential Ξij to the energy
potential of the unstrained system [45, 46]:
∆E =
∑
ij
Ξijεij. (2.22)
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The change of the periodic potential enters the potenial V (r) of the Schro¨dinger equation,
which gives the band structure:
Hψ(r) =
(
− ~
2
2m∗
∇2 + V (r)
)
ψ(r) = Eψ(r) (2.23)
A change in the V (r) will give an altered band structure. The altered electron wave function
ψ(r) with their eigenvalues E will be changed.
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Figure 2.15: The equal energy spheres (“valleys”) along the crystal directions. (a) de-
picts the ∆6 valleys for unstrained Si. (b) Biaxial tensile strain in the (100)-plane shifts
the four ∆4 valleys in the (100)-plane away from the Brillouin zone center, whereas
the two ∆2 valleys parallel to the [100]-axis are shifted closer to the centre. (c) For
biaxial compressive strain, this works vice versa: The ∆4 valleys are shifted towards
the Γ-point, whereas the ∆2 valleys are moved towars the Brillouin zone border. Note
that due to band warping in (b) and (c) the effective masses will alter, and the equal
energy spheres will change their shape. Cf. [47].
When applying biaxial strain to a silicon crystal in the (100)-plane, its symmetry will be
reduced from cubic to tetragonal, and the band structure will be altered accordingly. The
degenerated valleys ∆6 will split into quadruple degenerated valleys ∆4, and double degen-
erated valley ∆2. The ∆4 valleys are placed in the (100)-plane, whereas the ∆2 valleys are
located around the [100]-axis. Tensile strain (ε > 0) will lead to an increased energy of the
∆4 valleys, whereas the ∆2 energy is decreased. (Fig. 2.15(b)). Compressive strain (ε < 0)
will lead to the vice versa case. 2.15(c). Strain in semiconductors also leads to band warping:
the change of the dispersion relation E(k) will lead to an altered effective mass according to
Eq. 2.21.
For holes in the valence band, the situation is different compared to electrons. Fig. 2.16(a)
shows the dispersion relation E(kx, ky) in two dimensions. Applying biaxial strain in the
[001] plain, the degeneration in the Γ-point will be lifted. Tensile strain (Fig. 2.16(b)) will
energetically increase the light hole (lh) and decrease the heavy hole-band (hh), respecitvely
Fig. 2.16(b)). Compressive strain will affect the band level vice versa Fig. 2.16(c)).
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Figure 2.16: Dispersion relation E(kx, ky) for the valence bands, according to light
(blue) and heavy holes (red). (a) shows E(kx, ky) for unstrained Si, and both bands
are degenerated in the Γ-point (b) When biaxial tensile strained is applied within the
[001] plain, the degneration is lifted and the valence band for holes will be shifted to
higher energies, and vice versa for heavy holes. (c) Biaxial compressive strain leads
leads to the opposite case. Note that for the sake of simplicity band warping was not
taken into account in (b) and (c). Cf. [46]
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Figure 2.17: The band edges EC and EV shift due to hydrostatic strain. (a) Biaxial
tensile strain lifts the degeneration in the ∆6 valley in the conduction band and the
and the valence band at the Γ-point, respectively. This lift of degeneration leads to
a subband-splitting, with an energetically decreased ∆2 and increased ∆4, and an
energetically increased lh and decreased hh level. (b) Biaxial compressive strain also
leads to a band splitting, but the decrease and increase of the ∆4 and ∆2 valleys on
the one side and the lh and hh-levels on the other side is inverse to the case of tensile
strain. Cf. [46].
As the bands split and shift energetically, it directly impacts the bandgap Eg and the band
alignment. The changed symmetry of the crystal will also warp the shape of the bands, i.e.,
the altered solution of the Schro¨dinger equation will give an altered dispersion relation E(k),
so that the band curvature changes, hence, the effective masses m∗ are different than in the
unstrained case. This can give a situation where the effective mass of heavy holes becomes
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smaller than the mass of light holes. In this case, the terms “heavy” and “light” holes cannot
be taken literally anymore.
This change of the band parameters Eg and m
∗ strongly impact on the properties of the
tunneling FET, according to Eq. 2.11. E.g., it has been already experimentally shown that
TFETs on strained SOI exhibited currents that were seven times higher than for unstrained
SOI [31].
Compressively biaxially strained Si1−xGex
To address the challenge of maximizing the tunneling current mentioned above, Si1−xGex is
an interesting choice to increase the tunneling probability. This is less due to an improved
hole mobility (which makes it an excellent channel material for p-MOSFETs), but mainly
because it shows a decrease of the bandgap Eg and the effective mass m
∗ for increasing Ge
concentration x.
(a) Unstrained Si1−xGex. (b) Strained Si1−xGex.
Figure 2.18: Significiant reciprocal lattice points of unstrained and biaxially com-
pressive strained Si1−xGex, respectively, as a function of the Germanium concentration
x. Plots extracted from [48].
Fig. 2.18(a) shows the energetical position of the significant lattice points. In the case of
x < 0.85 the Si1−xGex lattice employs the same symmetry as pure Si and the bandgap can
be written as
Eg = E(∆6)− E(Γ8v), (2.24)
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where E(∆6) is the minimum energy of the conduction band valley and E(Γ8v) is the maxi-
mum energy of the valence band. For x > 0.85 the lattice symmetry is Ge-like, the bandgap
is given by Eg = E(L) − E(Γ6c). This subsection will deal with the x < 0.85 range only.
According to Fig. 2.18(a), Eg decreases slightly with increasing x. For the integration into
Si or SOI technology, usually SiGe is grown pseudomorphically on (strained) Si or (strained)
SOI, respectively. Due to the pseudomorphic growth SiGe adopts the lattice parameter of
the layer underneath. Because the lattice constant of SiGe is larger than that of Si, SiGe will
be compressively strained in the (100) plane. As mentioned above, the introduction of the
deformation potential Ξij into the periodic potential of the lattice will change the band struc-
ture of the material compared to the unstrained semiconductor, causing the strain-related
effects that were discussed in the previous subsection. By that means, the dispersion relation
of the conduction and valence bands changes as shown in Fig. 2.15(c) and 2.16(c). and the
subbands split (Fig. 2.17(b)). With increasing x the mismatch of the Si and the Si1−xGex
lattice parameters increases and thus, the strain increases. Consequently, the energetic shift
of the ∆4 and ∆2 valleys on the one hand and the lh and hh bands increases with x. The
bandgap given by
Eg = E(∆4)− E(Γ8v,1) (2.25)
decreases with increasing x more significantly than in the unstrained material. This makes
compressive strained Si1−xGex, especially with high x, suitable for the use in TFETs, as the
tunneling probability increases with both Germanium concentration and strain.
2.3.2 High-κ dielectrics and EOT scaling
Our focus on novel device materials is not limited to the choice of the proper channel semi-
conductor. Besides using the low bandgap semiconductor Si1−xGex for enhanced TFET per-
formance, the integration of innovative oxides into semiconductor industries provides several
possibilites of improving tunneling. At this instance we will give a brief introduction into
the advantages and applications of high-κ materials.
From the expression of the tunneling probability (Eq. 2.11) it is clear that one must re-
duce the natural length Λ in order to obtain large tunneling currents. For example in a
planar structure, Λ is given by Eq. 2.13. One possibility is reducing the thickness of the
semiconductor body dSC, for example using SOI (silicon-on-insulator) and going to UTB
(ultra-thin-body) devices. As a consequence, in the choice for proper TFET materials, one
should also focus on capacitance of the the gate oxide, which must be chosen carefully. The
most used gate oxide in the semiconductor industry has been SiO2 for decades, because of its
simple fabrication using thermal oxidation of silicon, and its high quality. As process controll
improved over the years thinner layers of SiO2 could be produced in order to enhance the
electrostatic control of the gate. In the past years scaling the MOSFET introduced the need
for even thinner oxides which led to a new problem. The thinner the oxide layers became the
higher the gate leakage had to be dealed with, since the gate leakage current increases expo-
nentially as the oxide layer thickness decreases. Although SiO2 layers of a few A˚ thickness
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can be produced, Ig will become unacceptably high. Instead of further decreasing the oxide
layer thickness, one needs a material with a dielectric constant κox higher than that of SiO2
(κ(SiO2) = 3.9). Wilk et al. show an introduction to the general requirements of high-κ
materials for device physics [8]. For example, if one chooses a dielectric with a permittivity
of κhi−κ = nκSiO2 the thickness can be n-times the thickness of the SiO2, so the capacitance
C = κκ0
A
d
remains unchanged. We introduce the capacitance effective thickness (CET)
dCET = κSiO2κ0
A
C
, (2.26)
in order to compare the capacitance of a high-κ layer with that of conventional SiO2 [49]. The
effective oxide thickness can be derived from Eq. 2.26 with quantum-mechanical corrections
[50],
dEOT = dCET − 0.3 nm. (2.27)
Figure 2.19: Gate leakage comparison for 1.5nm of SiO2 and an high-κ dielectric of
the same dEOT. Extracted from [8].
One of the first alternative dielectrics was Al2O3, which features a permittivity of 8-9, de-
pending on the deposition or growth parameters. The reason, why Al2O3 was introduced
into device research was the need of a gate dielectric for SiGe semiconductor, since Ge oxides
are unstable during process, e.g. they are solulable in water. Today’s most applied high-κ
dielectric oxides are Hafnium-based materials (e.g. HfO2), which are already in commercial
use [51], and rare earth oxides such as LaLuO3 [52]. Fig. 2.20(a) gives an overview of some
of the investigated high-κ materials.
The proper gate dielectric must be chosen carefully. Not only the relative permittivity of the
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oxide is crucial, but also the band structure of the material itself [53]. For example, SiO2 ex-
hibits a large bandgap of 9 eV, with a conduction band offset of ∆EC = 3.5 eV and a valence
band offset of ∆EC = 4.4 eV to Si [54]. Therefore, it is very unprobable that carriers close to
the Fermi level will tunnel into the oxide itself. Perovskites such as SrTiO3 or BaTiO3 can
show a relative dielectric constants of up to several hundreds depending on their cristallinity
and growth temperature and other factors [55, 56]. Such materials used as a gate oxide
would be extremely benefitial for the TFET, in terms of improved gate control. Also, if the
gate edge is aligned perfectly with the tunnel junction, the fringe-field created on the edge
of the dielectric would result in a large local electric field which leads to an increased band
bending in the tunneling junction, significantly improving the tunnel current [57]. However,
unfortunately their conduction band offset amounts to ∆EC = −0.1 eV, i.e. their conduction
band edge lies below the conduction band of Si, which makes them effectively conductive in
connection with Si, rendering them unsuitable for a use of dielectric gate oxide.
(a) (b)
Figure 2.20: Properties of several dielectric oxides. (a) showing the dielectric constant
κ versus optical bandgap Eg; extracted from [52]. (b) shows the band offsets ∆EC and
∆EV compared to Si; extracted grom [54].
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Chapter 3
Planar TFETs with Si1−xGex channel
3.1 Introduction
In this chapter planar strained Si1−xGex TFET structures will be studied. In the first section,
the tunneling probability TWKB is calculated as a function of Ge concentration x. In the main
part the fabrication and electrical characterization of TFET devices with different x will be
presented, and the impact of the Ge concentration and strain on the TFET characteristics is
explored. The processing details are explained in detail, and the electrical characterization
will give meaningful insights into the influence of x on the device performance. To further
explore the tunneling mechanisms in the TFETs, planar devices are simulated by TCAD,
employing a non-local band-to-band tunneling model. The results of the simulation will
be an asset to the observations from the experiments. Subsequently, with these TCAD
models we will address the role of direct and indirect tunneling in Si1−xGex. The electrical
characterization of the devices at low temperatures will amend to the simulations.
3.2 Impact of strain and Ge concentration on the TFET
performance
As presented in the previous chapter, increasing the Ge concentration x in Si1−xGex alloys
reduces the bandgap Eg significantly. When grown pseudomorphically on [100] silicon, the
SiGe layer will be compressively strained due to a larger intrinsical lattice constant. This
strain induces a further bandgap decrease. Thus, a fully strained SiGe layer shows an
increased strain with larger Ge concentration. But these are not the only reasons for choosing
high Ge concentrations. Also, the effective mass of holes decreases (while those of electrons
stay more or less constant). Furthermore, a small Eg alongside with a small effective mass
of electrons and holes leads to an increased tunneling probability, according to the WKB
approximation (see Eq. 2.11) .
In Fig. 3.1 the tunneling probability T e,h(x) is plotted for both, electrons (solid dots) and
holes (hollow dots), as a function of the Ge concentration x. The natural length was calcu-
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(a) (b)
Figure 3.1: The WKB tunneling probability of electrons and holes versus Germanium
concentration, for both fully biaxially compressively strained and fully relaxed layers.
In (a) the respective tunneling incidents of electrons and holes are considered to be
seperated, in (b) tunneling of electrons and holes is considered as one incident.
lated according to Eq. 2.13, with the thickness of the gate oxide dox = 3 nm and the body
dsc = 10 nm, respectively. The effective mass and bandgaps were extracted from Fischetti
et al. [48]. The dielectric constants are κox = 22 for HfO2 [52], and κsc(x) for Si1−xGex
is linearly interpolated from κsc(Si) = 11.9 and κsc(Ge) = 16 [23]. The band overlap was
chosen as ∆Φ = 1 eV. In Fig. 3.1(a) the tunneling probabilities for electrons and holes are
calculated seperately. The different values of the effective masses for electrons and holes yield
different T eWKB and T
h
WKB. Since electrons and holes tunnel simultanuously (the tunneling of
an electron from the conduction band in the valence band creates a hole in the conduction
band), one has to introduce the reduced tunneling mass
1
mr
=
1
m∗e
+
1
m∗h
, (3.1)
where m∗e is the effective mass of the electrons and m
∗
h is the hole effective mass (constituted
from light and heavy holes masses). The resulting tunneling probability is displayed in Fig.
3.1(b).
3.2.1 Process flow
For the fabrication of the planar SiGe TFET, all structures were defined with standard optical
lithography. Although the spatial resolution is limited to micrometers1 optical lithography
1By smart design of the optical mask, which fully considers light refraction, the resolution can be improved
to the range of the used light λ = 200 . . . 400 nm.
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is a standard method in CMOS technology for larger structures. The standard optical
lithography process was employed as follows:
1. Photo-resist AZ5214 is spinned on the pre-cleaned sample.
2. Soft bake at 90 °C for 5 min.
3. The sample is aligned beneath a Cr mask where the structure of each step is pre-
defined. After alignment, the sample is exposed to 365 nm monochromatic light for
4.6 s.
4. If the resist has to be inverted (negative process), the resist is post-exposure baked at
120 °C for 2 min, followed by flood light exposure for 20 s.
5. The resist is developed in MIF 326 for 60 s (positive process) or 45 s (negative process).
By this means, in a negative process, the exposed regions of the resist will remain on the
sample after development. In a positive process, the exposed regions will be removed during
development.
The specific steps of the process flow comprises:
1. Growth of the Si1−xGex layer (Fig. 3.2(a)). The SiGe layers were grown by chemi-
cal vapor deposition (CVD) on commercially available 20 nm (100) silicon-on-insulator
(SOI) substrate. The thickness of the buried oxide (BOX) was 145 nm. The Ge con-
centrations were chosen to be x = 0.35, 0.5 and 0.65. The SiGe layer was capped with
a 4 nm thin Si layer to prevent the layer underneath from oxidation.
2. Mesa definition(Fig. 3.2(b)). A mesa structure is used to isolate the single transis-
tors from each other. After defining the pads via standard optical lithography, the
Si/SiGe/Si layer stack was etched by an SF6/Ar plasma in a reactive ion etching ma-
chine (RIE) down to the BOX. The remaining structures, which were protected by the
resist, defined the mesa.
3. Deposition of the gate stack (Fig. 3.2(c)). The samples are cleaned using a standard-
RCA cleaning. The cleaning steps compromise consecutively: 1. H2O2/H2SO4 (Pi-
ranha) for 10 min, 2. dip in diluted HF for 10 s, 3. H2O2/NH3 (SC1) for 10 min, 4. dip
in diluted HF for 10 s, 5. H2O2/HCl (SC2) for 10 min. The purpose of each step is to
grow thin oxides that will encapsulate foreign atoms and molecules, while the diluted
HF (1%) strips this oxide. After the SC2 step the samples are immediately brought
into the ALD for the deposition of 5 nm HfO2. The AVD is directly connected to the
ALD, so that 40 nm of TiN can be deposited without breaking vacuum.
4. Patterning of the gate (Fig. 3.2(d)). The gates are defined by optical lithgraphy and
an SF6 RIE plasma at 50 W to selectively etch the TiN. The HfO2 is thinned down by
a low-power SF6/Ar step for a short time.
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5. Formation of source and drain. (Fig. 3.2(e), 3.2(f)) With a negative optical lithog-
raphy step, windows were patterned for implantation of n and p regions, respectively.
The n region was defined by implantation of 1×1015 cm−2 As+ ions at 4.5 keV, and the
p region of 1× 1015 cm−2 BF+2 ions at 2.7 keV. An annealing was carried out at 650 °C
for 1 min. This relatively low temperature was chosen to prevent Ge interdiffusion and
strain relaxation.
6. Passivation and metallization (Fig. 3.2(g)). 50 nm PECVDoxide for passivation was
deposited to exclude short circuits. Windows were etched into the oxide for the metal
contacts. 200 nm aluminum was deposited on a pre-patterned negativ photoresist mask.
A lift-off in acetone and iso-propanole removed the resist mask, leaving the Al on the
contacts and contact pads only.
7. Forming gas annealing A N2/H2 forming gas annealing was carried out at 350 °C for
10 min to saturate HfO2/SiOx dangling bonds on the high-κ/SiO2 interface with hy-
drogen. It also alloys the contact metal Al with the Si for a better contact formation.
20 nm Si
10 nm Si1-xGex
 145 nm SiO2
~4 nm Si
(a)
Si
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SiO2
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Si
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Figure 3.2: Schematic sketching of the device fabrication process. (a) Initial structure
grown: SiGe pseudomorphically grown on SOI by CVD. (b) Mesa etching by reactive
ion etching, to isolate the devices from each other. (c) Deposition of the gate stack:
5 nm HfO2 by ALD and 20 nm TiN by CVD. (d) Gate formation by reactive ion etching.
(e,f) Subsequently implantation of source (BF+2 ) and drain (As
+), followed by rapid
thermal annealing for dopant activation. (g) Passivation of the structure with PECVD-
SiO2, formation of windows in the passivation layer and formation of the terminal
contacts by metallization.
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Figure 3.3: Cross section TEM image of the gate region. The SiGe region is well
distinguishable from the Si cap an the SOI layer. Note the interfacial layer of SiOx
between the HfO2 and the Si layer.
3.2.2 Electrical characterization at room temperature
The devices were characterized at room temperature using a Keithley SCS4200 probe sta-
tion. As being basically a p-i-n diode, any TFET device can be measured in both, the
n-type and p-type mode. When measured in n-type mode (n-TFET), the p-doped region
functions as tunneling source, the n-doped region as drain. The source-drain voltage Vds is
the electrostatic potential between the source and the drain. Usually, the source is grounded
(potential 0) as Vds is applied to the drain (potential Vds). The gate voltage Vgs is applied
to the gate and represents the potential between source and gate. Positive polarities of Vds
and Vgs increase the potential differences between source and drain, respectively between
source and gate. In this case, the device is switched in the forward direction – analogously
to the n-MOSFET . When measured as a p-type device, the polarity of Vds is the opposite
to the n-type device. Negative polarities of Vds and Vgs are needed to increase the potential
difference between the terminals, and to operate the p-type transistor in forward direction.
Transfer characteristics
In the following discussion, we will focus on the results of the TFETs measured as n-TFETs
mainly. The reason for this will be explained in the discussion. For the transfer characteri-
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zation of the n-TFETs, the gate voltage was swept from Vgs = 0 V to 3.5 V, while the drain
voltage Vds > 0 was fixed, which was varied in steps of 0.2 V for each sweep from Vds = 0.5 V
to 1.3 V. In Fig. 3.4, the transfer characteristics of the device measured in n-type mode
is plotted in forward direction for Vgs > 0. The measured current is caused by electron
tunneling from the p-doped source to the intrinsic channel. Compared to the drain, there
exists an overflow of electrons in the conduction band channel. In this non-equilibrium state,
electrons can flow into the drain where they recombine.
Figure 3.4: Transfer curves of the planar Si1−xGex TFET for Germanium concentra-
tion x = 0.35, 0.5 and 0.65, plottet for forward bias conditions (Vds, Vgs > 0). The
plotted inverse subthreshold slopes S next to the curves depict the minimum point
slope for each Ge concentration.
As shown in Fig. 3.4, the Ge concentration of the device has a significiant impact on both,
the overall current Ids as well as the switching behaviour characterized by the subthreshold
slope S. In general, the Si0.5Ge0.5 device exhibits the highest Ids, the Si0.65Ge0.35 device
the lowest for equivalent Vds. The currents for the Si0.35Ge0.65 device are intermediate to
the other two concentrations. For the subthreshold slope S an analogous trend can be
observed when comparing S as a function of x. The minimum point slope is 162 mV/dec
for x = 0.5, which is the smallest value for all three Ge concentrations. For x = 0.65 the
slope is found to be S = 228 mV/dec, but it has to be stated that the shape of the transfer
curve is highly irregular, and S = 247 mV/dec is even larger for the lowest Ge concentration
x = 0.35. However, these are values of S all are significantly smaller than that for the device
on GOI by Kazazis et al. [58], which was S = 469 mV/dec, or Si NW-array devices reported
by Smith et al. [33], who reported a value of S = 382 mV/dec. Also, the Ion/Ioff ratio,
which is higher than 103 for all x, is better than for the GOI device from Ref. [58]. From
the theoretical prediction of the WKB approximation (Eq. 2.11) one would expect for fully
strained Si1−xGex, that for increasing x decreasing bandgap Eg and decreasing effective mass
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m∗ will result in increased tunneling currents. Actually, Ids is increased from x = 0.35 to
x = 0.5, but strikingly, it slighty decreases for x = 0.65. The current degradation can be
attributed to partial relaxation of the Si0.35Ge0.65 layer. From Fig. 3.1 we can see that the
electron tunneling probability T e(x = 0.5) for strained layers is larger than T e(x = 0.65)
for unstrained Si1−xGex layers. The relaxation of the layer can be contributed to the fact
that the layer thickness exceeds the critical thickness of the Si0.35Ge0.65 layer [59], which can
be confirmed by Raman spectroscopy [60]. The Raman measurements reveal that the SiGe
layer exhibit a strain level of ε = −1.3%, however the strain level of a fully strained layer
would be ε = 1− aSi0.35Ge0.65/aSi = −2.3%. The partial relaxation leads to an increase of Eg
and m∗, and thus to an decreased tunnel probability. On the other hands, the relaxation is
not uniform for the whole layer; the pseudomorphic growth on the Si substrate and the need
to match the lattice constant will lead to undesired lattice defects within the SiGe layer,
in particular dislocations and stacking faults, which will result in unfavourable switching
behavior.
p-type
n-
ty
pe
(a) (b)
Figure 3.5: Transfer characteristics for n- and p-TFET devices. (a) Forward p-
and n-branches of Si1−xGex TFETs with x = 0.35, 0.5 and 0.65. Source-drain bias
conditions are Vds = ±0.5 V (a negative or positive polarization indicates the p- or
n-mode, respectively). (b) Full transfer curve with both forward and reverse current
branch for a Si0.5Ge0.5 TFET. A switch of polarization leads to a shift of the whole
curve of ∆Vgs ≈ 0.5 V.
Mostly, we have focused the n-TFET, although the p-i-n device can be measured as a p-
TFET as well. However, slopes and currents that are observed for the p-TFET are inferior
compared to the n-TFET. The transfer characteristics of the TFET devices for x = 0.35,
0.5 and 0.65 are plotted in Fig. 3.5(a), where the forward branches are plotted for both, n-
and p-TFET. The comparison of the Si0.5Ge0.5 p- and n-type TFET is shown in Fig. 3.5(b).
The diffusion of n-type dopants such as As in SiGe and Ge is not very well understood. In
turn, B diffusion in SiGe is decreased and As diffusion increased compared to Si. On the
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other hand As has an increased activation energy. The temperature of 650 °C might not high
enough to activate a sufficient amount of As dopants in the layer. Thus, the p-i junction is
more abrupt compared to the n-i tunnel junction. Also, the p region is activated to a higher
amount than the n region. This explains higher currents and a steeper slope. It might be
notable that for the Ge concentration of x = 0.65 the forward branch of the p-TFET exhibits
larger currents than the x = 0.5 device. This is due to a shift of the transfer curves for each
different Ge concentration.
(a) (b) (c)
(d) (e) (f)
Figure 3.6: Statistical distribution of S values of about 280 devices, for x = 0.35,
x = 0.5 and x = 0.65, measured as both n- and p-TFET.
Output characteristics
For the transfer characteristics. Vds was swept from 0 to ±3 V, while ±Vgs > 0 was kept
constant during one sweep (the “+” is for the n-TFET, and the “-” for the p-TFET, respec-
tively). The results of the measurement are semi-logarithmically plotted in Fig. 3.7. One
problem appears if measuring the output of a TFET. When measuring Ids as a function of
Vds for a constant Vgs, the gate overdrive Vgs − Vt must be taken into account. However,
there is a lack of a clearly defined threshold Voltage Vt , although some definitions exists
[61]. However, these determinations are rather arbitrary and thus not very meaningful. For
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this reason, the output characteristics are not corrected by the gate overdrive. Nevertheless,
extracted values should give an insight into the performance possibilities and limits of such
SiGe-TFETs. The output for both, the n- and the p-TFET are shown in Fig. 3.7. For a gate
voltage of Vgs = 3 V average on-currents of Ion is 6.2× 10−2 µA/µm for x = 0.35, 2.3 µA/µm
for x = 0.5 and 1.8×10−1 µA/µm for x = 0.65, which matches to the results we already found
in the transfer characteristics. The on-current value for the Si0.5Ge0.5 TFET is the highest.
Some devices exhibit an on-current up to 4 µA/µm, which is comparably high for TFETs
on Si [62], Nanowires [31] or vertical structures [63]. Regarding the p-TFET, the currents
are significantly smaller (Fig. 3.7(a)). As it has been shown in the transfer characteristics
before, Ion is smaller for x = 0.65 than for 0.5 for the n-TFET, but almost equal for the
p-TFET (difference within standard error). This is attributed to a partial relaxation of the
lattice, such that the targeted lower Eg was not achieved. Fig. 3.7(c) shows exemplary the
Si0.5Ge0.5 device, measured in n-mode. There the Vds-vs-Ids characteristics exhibits a clearly
exponential on-set (“S”-shape). This is caused by DIBT and characteristical for the TFET.
Vgs = -2.5 ... -3.0 V
0.35
0.5
0.65
x
(a)
Vgs = 2.5 ... 3.0 V
0.35
0.5
0.65
x
(b)
Vds (V)
I ds
 (µ
A
/µ
m
)
(c)
Figure 3.7: (a) and (b) show the output characteristics for planar Si1−xGex TFETs
with x = 0.35, 0.5 and 0.65. The TFET is measured in (a) p- and (b) n-mode,
respectively. Clearly visible in the logarithmic plot is the exponential increase of Ion for
linear increments of Vgs. (c) shows the output characteristics linearly for the Si0.5Ge0.5
n-TFET.
3.2.3 Impact of annealing temperature
We chose a relatively low activation temperature of 650 °C to avoid Ge diffusion [64, 65].
However, what we consider there are two effects that are working against each other: first, the
mentioned Ge diffusion and the strain relaxation which should lead to a certain performance
degradation, versus second, an enhanced dopant activation and better re-crystallization of the
amorphized layers, which will lead to a lower access resistance. The TFETs were fabricated
as shown in the last subsection, except that an activation temperature of 750 °C was used.
Most of the experimental data were measured for high temperatures of T > 900 °C. McVay
et al. showed that the activation energy for diffusion of Ge in Si1−xGex decreases with
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(a) (b) (c)
(d) (e) (f)
Figure 3.8: Statistical distribution of Ion values, for x = 0.35, x = 0.5 and x = 0.65,
measured as both n- (blue) and p-TFET (red).
increasing x, although they extracted their data in the literature from alloys annealed at
much higher temperatures [66], the interpolation for lower temperatures suggest the same
behaviour. Cowern et al. studied the diffusion of Ge in strained SiGe [67]. It was suggested
by Iyer et al. that already existing dislocations reduce the activation barrier for diffusion
[68]. In the Si0.35Ge0.65/Si system where the SiGe layer is partially relaxed many defects and
dislocations are present, also on the SiGe/Si interface.
In Fig. 3.9, the transfer curves of the Si1−xGex devices are shown, for x = 0.35 and x = 0.5.
We see in Fig. 3.9(a) that the off-current increases, whereas the the on-current stays virtually
constant. The slope, on the other hand, degrades significantly. It can be concluded that at
T = 750 °C dopants diffuse significantly and their contribution to the natural length Λdop
(Eq. 2.12) will be enlarged. Hence, the value of the subthreshold slope is increased for higher
annealing temperatures. The situation is similar to the Si0.5Ge0.5 device (Fig. 3.9(b)), but
the degradation of the p-branch is more severe due to enhanced As diffusion for higher Ge
concentration.
Tab. 3.1 shows the on currents for the SiGe TFETs, averaged over 280 devices. The on-
currents were not extracted from the output characteristics, but from the transfer: Ion =
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Figure 3.9: Comparison of the transfer curves of devices annealed at 650 °C (black
lines) and 750 °C (red squares) at Vds. (a) shows the transfer characteristics of a
Si0.65Ge0.35 device. Ioff increases and the S degrades due to partial strain relaxation.
(b) shows the transfer characteristics of a Si0.5Ge0.5 device. We observe a severe degra-
dation of the slope as well
I(Vmin + 2 V), where Vmin is the corresponding voltage to Imin = Ioff from the minimum
of the transfer curve. It shows that Ion is increased for the Si0.65Ge0.35 device annealed at
750 °C, indicating that doping activation is increased, resulting in a greater band overlap and
decreased S/D resistance. Ion is decreased for the Si0.5Ge0.5 device annealed at 750 °C. This
might be an indicator for Ge diffusion and layer relaxation as it is present in the Si0.35Ge0.65
device annealed at 650 °C.
The impact of dopant concentration on the TFET concentration will be discussed in chapter
4 more closely.
x Ion (µA/µm) 650 °C Ion(µA/µm) 750 °C
0.35 4.7× 10−3 1.2× 10−2
0.5 6.4× 10−1 3.0× 10−1
Table 3.1: On currents for differently annealed n-TFETs with different Ge concen-
trations.
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3.3 Simulation of the planar Si1−xGex TFET
In this subsection we will employ TCAD simulations of TFET devices on Si1−xGex to support
our experimental results. We will systematically analyze the impact of the Ge concentra-
tion on the device performance. Simulations of TFETs have been made by several groups
before [22, 61, 69]. The TCAD simulations will give idealized results, however, they give a
good insight into the physical properties and their impact on the tunneling behavior of the
junction. Later we will focus on the role of direct and indirect tunneling, which will have a
significant impact on higher Ge concentrations.
3.3.1 TCAD simulations of planar TFET devices
In order to understand the mechanism of tunneling and the impact on the parameters on
the tunneling current, we set up semiclassical device simulations with the Synopsys SEN-
TAURUS TCAD tool [70]. For the simulation we choose a non-local band-to-band tunneling
model, Fermi statistics and Shockley-Read-Hall (SRH) recombination. To focus on the
properties of the tunneling junction and the tunneling mechanism, an idealized device was
simulated. A 10 nm Si1−xGex thick body with p and n contacts and a 500 nm gate. For
further simplification, the Si cap and the underlaying SOI layer were neglected. A relatively
short gate length was chosen to optimize the calculation time, as the tunneling currents are
virtually independent on the gate length. The tunneling mechanisms are mainly impacted by
the properties of the tunnel junctions, as the tunneling probability is high. One should keep
in mind that channel resistance and mobilities as well as the access resistance may play a
role in order to determine the drain current. Fig. 3.11 illustrates the simulated total current
density Jtot = |Jelectrons| + |Jholes| at the tunneling junctions for a Si1−xGex TFET device.
Increasing the Ge content in strained Si1−xGex TFETs from x = 0.35 (Fig. 3.11(a)) to 0.5
(Fig. 3.11(b)) results in current density improvement due to band-gap reduction, assuming
fully strained layers. This explains also the simulation for x = 0.65 in Fig. 3.11(b) show the
largest current. In contrast to the experimental device, the simulated Si0.35Ge0.65 does not
experience partial strain relaxation, hence the currents are not decreased.
To obtain a better understanding of the creation of the tunneling currents we study the
spatial distribution and the total ammount of the band-to-band tunneling rate. According
to Kane’s model [71, 72] the band-to-band carrier generation per time and volume G is given
by
G = A
(
F
F0
)n
exp
(
−B
F
)
, (3.2)
where A and B are Kane’s parameter, F is the electric field and F0 = 1 V/m. In Kane’s
original model is n = 2, although within a more refined model this exponent is n = 2 for
direct and n = 5/2 for indirect tunneling [73]. As the simplified model with n = 2 has been
shown to be valid for Si [74], we will use it here. The current that is resulting from the
tunneling rate simply is the integral over space, I = q
∫
GdV .
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Kane’s Parameter B is a function of the semiconductor materials, B ∝ (m∗) 12E3/2g , which
will be discussed in the section below more closely. If we assume for the electric field
F =
∆Φ + Eg
eΛ
(3.3)
with Λ being the tunneling distance represented by the natural length, then we obtain the
same material parameter dependencies as in the WKB-approximation (Eq. 2.11). However,
it should be noted that 3.3 is valid only if the variation of electric field over Λ is small. The
prefactor A is also dependent on the material parameters, and it shall be discussed later. For
the TCAD simulations of Si0.5Ge0.5, the Kane’s parameters A and B were extracted from [75].
The devices with other Germanium concentrations the A and B were linearly interpolated,
since [75] gives the values for x = 0, 0.3, 0.5, 0.8 and 1. The resulting band-to-band tunneling
rates for a Si0.5Ge0.5 device are plotted in 3.10.
(a) (b)
Figure 3.10: Band-to-band tunneling rates for (a) electrons and (b) holes in a planar
Si0.5Ge0.5 device. Vds = 0.5 V, Vgs = 2 V. The tunneling “hot spot” is confined to a
small area beneath the gate surface at the p-i junction.
Electrons are tunneling from the p-doped source (they are minority carriers here) into the
channel. This can be understood as simultanous tunneling of a hole from the channel into the
source. The calculated rates are dependent on the electric field, which has the largest value
close to the gate edge (fringe-fields, the impact of the fringe-fields on TFETs is described
by Schlosser et al. [57]). The resulting charge distribution will give a changed field, so
the overal field and charge disbtributuion is obtained by self-consistent solution calculation
of the Poisson equation. In the idealized simulation device the gate edge aligns with the
junction, which should also be achieved in the experimental device. The simulations exhibit
one general disadvantage of the this planar device structure: the tunneling region is confined
to a small spot beneath the gate edge.
The resulting transfer characteristics of the Si1−xGex TFET are portrayed in 3.12. The log-
arithmic plot of the Id-Vg characteristics illustrates the exponential increase for increasing
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(a) x = 0.35. (b) x = 0.5.
(c) x = 0.65.
Jtot [A/cm²]
(d)
Figure 3.11: Total current densities Jtot for fully strained SixGe1−x TFET at the
tunnel junction, for (a) x = 0.35, (b) x = 0.5 and (c) x = 0.65. Vgs = 2V , Vds =
0.5V . Clearly visible is the electron current layer that forms beneath the gate surface.
Complementare to the electrons a hole current forms in the source. The current density
increases for increasing x. (d) shows the Jtot scale for (a)-(c).
Ge concentration x, because the SENTAURUS TCAD device simulator is linearly extrapo-
lating the bandgap Eg from x and Kane’s model, which is used by SENTAURUS, predicts
an exponential relation between bandgap and tunneling rate (Eq. 3.5, 3.5 and 3.2).
Although the simulations show higher currents and a much steeper minimum point slope
than the experimental devices, we see the same tendency for the dependence of the tun-
neling currents on the Germanium concentration as it is in the experiment. Because the
subthreshold slope S appears to be similar for the three Ge concentrations, we suggest that
Eg only has a minor influence on S, and the different S that were found in the experiments
can be contributed to different junction properties.
Direct and indirect tunneling
We must differentiate between two types of band-to-band-tunneling mechanism. First is
direct tunneling with no change in electron momentum ~∆k = 0. This is e.g. the case
when an electron can tunnel from the Γ-point of the valence band into the Γ-point in the
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Figure 3.12: Transfer curve for Si1−xGex device, with x = 0.35, 0.5 and 0.65, simu-
lated with the TCAD tool SENTAURUS. To indicate the steepness of the subtreshold
regime, the minimum point slope of 46 mV/dec is displayed, which is observed for all
three transfer curves.
conduction band. Obviously, this is the main tunneling mechanism in direct semiconductors
(e.g. III-V type). Second type is indirect tunneling with a change in electron momentum
~∆k 6= 0, e.g. when the electron tunnels from the Γ-point into the ∆-point. This is the main
tunneling mechanism in indirect semiconductors like Si. It is also possible for carriers in Si to
tunnel directly from ΓV to ΓC. However, in unstrained Si the probability of a direct tunneling
event is very low compared to an indirect tunneling event. For comparison we calculate the
proabilities of direct and indirect tunneling events within the WKB approximation. For
unstrained Si the bandgap is usually reported as ∆Eind = Eg = EC(∆) − EV(Γ) = 1.1 eV.
The direct bandgap on the other hand is ∆Edir = EC(Γ)−EV(Γ) = 3.4 eV (see Fig. 3.13b).
The tunneling mass mtunnel, as it is is calculated as in Eq. 3.1, is different for direct and
indirect band-to-band tunneling events. For an indirect tunneling event me and mh are
identified with the respective conduction and valence band density of states effective masses,
me ≡ mC = (mLm2T)1/3 and mh ≡ mC = (m3/2lh + m3/2hh )2/3, respectively [23]. For a direct
tunneling event, only the lightest effective masses play a role [71]. Hence in Eq. 3.1, the hole
mass is identified with the light hole mass mh ≡ mlh, and the electron mass is the minimum
of transversal and longitudinal mass me ≡ min(mL,mT).
In table 3.2 we see that in unstrained Si the probability of direct tunneling is almost two
magnitudes lower than direct tunneling.
The situation is very different in unstrained Ge. The indirect bandgap ∆Eind = Eg =
EC(∆)−EV(L) = 0.66 eV is only slightly smaller than the direct bandgap ∆Edir = EC(Γ)−
EV(Γ) = 0.8 eV. As a matter of fact, direct tunneling is approximately 5 times higher than
indirect tunneling in Ge, because also the direct tunneling mass is smaller (Tab. 3.2). This
estimation illustrates that the role of direct tunneling becomes more important at increasing
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Eg (eV) mtunnel (m0) TWKB
Si, indirect 1.12 0.20 1.5× 10−3
Si, direct 3.4 0.08 2.6× 10−5
Ge, indirect 0.66 0.13 4.7× 10−2
Ge, direct 0.8 0.02 2.1× 10−1
Table 3.2: Tunneling probabilites obdained by the WKB-approximation, for indirect
and direct tunneling in strained Si and Ge. While in Si the indirect tunneling is
dominant, in Ge the major tunneling current is gained by direct tunneling.
x for Si1−xGex TFETs.
Figure 3.13: Simplified band struture of Ge and Si with their respective energetics
gaps for direct and indirect tunneling (extracted from [75]). Si can be regarded as an
indirect semiconducor for most purposes, while Ge, also mostly considered as indirect
semiconductor, the direct bandgap must not be neglected for tunneling purposes.
This considerations do not take into account that indirect tunneling requires a phonon with
the energy ~ω and the momentum ~k for crystal momentum conservation. The phonon
density of states is temperature-dependent and impacts the prefactor A in the Kane’s model
(3.2), in the case of indirect tunneling. To fully include the impact of the phonons we
simulate Si1−xGex devices with values of x, first with only direct tunneling assumed, where
the Kane’s parameters are given by [75]
A =
g
√
mrq
2F 20
9h2E
1/2
g,dir
(3.4)
and
B =
pi2
√
mrE
3/2
g,dir
qh
(3.5)
Then we will calculate the device current given only by indirect tunneling, where the Kane’s
parameters are given by [75]
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A =
g
√
m3Cm
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V(1 + 2NphD
2
phq
5/2F
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0 )
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r ρεphE
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g
(3.6)
and
B =
27/2pi2
√
mrE
3/2
g,dir
3qh
, (3.7)
where Nopt is the occupation number according to the Bose-Einstein distribution, Dopt, εopt
are the deformation potential and energy of the tunneling-involved phonon, respectively, and
ρ is the mass density of the material. g is the valley degeneration factor. The parameters
can be calculated or extracted (e.g. from [75]). The values for pure Si and pure Ge can
be entered into the Synopsys TCAD tool which extrapolates the values for Si1−xGex with
different x. The device simulations have been carried out with ambient temperature assumed,
and their current at Vds = 0.5 V and Vgs = 2.0 V was recorded. The current is plotted vs.
the Germanium concentration for both, direct and indirect tunneling in Fig. 3.14. We can
see that the difference between direct and indirect tunneling is even greater than expected
in table 3.2. This shows that the phonon-associated Term A in the Kane’s model must be
taken into account, which is neglected by the WKB approximation.
Figure 3.14: Current vs Ge concentration for indirect and direct tunneling. For x >
0.85 the direct tunneling rate increases dramatically and exceeds the direct tunneling
for very high x, as calculated in Tab. 3.2.
These simulation were carried out that either direct or indirect tunneling occurs. In our
experimental device, however, both is present. At room temperature, direct tunneling will
not play a significant role, compared to indirect tunneling, for the Ge concentrations that
were used in the devices (x = 0.35, 0.5 and 0.65), as we can depict from Fig. 3.14. This
situation changes for lower temperatures, as we shall see in the next subsection.
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3.3.2 Characterization of the planar Si1−xGex TFETs at low tem-
peratures
Within the WKB approximation tunneling is a temperature-independent process; the cal-
culated tunneling probability TWKB is a function of the semiconductor parameters and the
band overlap only. In first approximation, these parameters are independent of the temper-
ature, although it is worth noticing there is indeed band-gap broadening when lowering the
temperature [76]. However, when the overall current tunneling I ∝ ∫ TWKB(E)(fs(E, T ) −
fd(E, T ))dE (cf. Eq. 2.14) is calculated, one should take into account that the Fermi
fs,d(E, T ) distribution is temperature-dependent, and with increasing temperature T the
Fermi edge will broaden, which will impact the tunneling current and the subthreshold
slope. The subthreshold slope of an ideal MOSFET has a linear temperature dependence,
according to Eq. 2.8. In TFET, the situation is more complicated. As Si1−xGex being an
indirect semiconductor, one requires a phonon for tunneling as total crystal momentum has
to be conserved. Phonons freeze out at lower temperatures, and as a consequence, the in-
direct tunneling probability is affected. However, direct tunneling does not need a phonon,
thus direct tunneling events should be unaffected at lower temperatures.
To explore the role of direct and indirect tunneling at low temperatures, Si1−xGex TFET
devices are electrically characterized at low temperatures. In Fig. 3.15 we see the transfer
characteristics measured for increasing temperature from T = 80 K to 360 K. For all three Ge
concentrations we observe a general decrease of the current Ids for decreasing temperatures.
For lower Vgs this decrease is more significant than for higher Vgs. The explanation for
this behavior is sketched in Fig. 3.17. The decrease of thermally excited phonons at lower
temperatures according to 3.8 will decrease the indirect tunneling rate (Fig. 3.17 blue curves).
The direct tunneling rate is independent of the temperature, in contrast to indirect tunneling.
We calculate the impact of temperature on Kane’s A and B parameters. Our goal is not
to determine the exact values of A and B, but to seek general dependencies that allow to
draw conclusions about direct and indirect tunneling. One should keep in mind that Kane’s
model is based on the local electric field amplitude, so the relation of the gate voltage Vgs,
the bandgap overlap ∆Φ and the electric field F is much more complicated than it is stated
in Eq. 3.3. Also we assume that the gate voltage Vgs and the field F are proportional to each
other, so we can calculate A and B by plotting log(I/V 2gs) vs. 1/Vgs for each temperature
(see Fig. 3.18).
At first, we study Kane’s parameter B, which is given by Eq. 3.5 and 3.7, for direct and
indirect tunneling, respectively. From Fig. 3.18(b) it is visible that B is increasing for
decreasing temperatures. Since B ∝ E3/2g,eff for decreasing temperatures, this indicates that
the indirect tunneling rate from the Γ to the ∆ point bandgap is decreasing, because the
number of phonons is decreasing with temperature. Consequently, the electrons can only
tunnel from the ΓV to the ΓC valley via larger direct bandgap . The interpretation of Kane’s
parameter A in (Fig. 3.18(a)) is much more difficult. For Si and Si1−xGex (with x < 0.8),
from the tunneling process from the Γ to the ∆ point one needs a phonon with the wave
number k ≈ 0.82pi/aSi. The occupation number of a phonon with the energy ~ω is given by
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(a) x = 0.35 (b) x = 0.5
(c) x = 0.65 (d) x = 0.5
Figure 3.15: (a-c) Transfer curves for the Si1−xGex n-TFETs ( x = 0.35, 0.5 and
0.65), measured in the temperature range of T = 80 . . . 300K. (d) shows the transfer
characteristics in the relevant interval, plottet as log(I/V 2) vs. 1/V . In this interval
the transfer looks linear and the Kane’s parameter can be extracted according to Eq.
3.2.
the Bose-Einstein distribution:
〈n〉 = 1
exp
(
~ω
kBT
)
− 1
(3.8)
Chynoweth et al. [77] studied phonon-assisted tunneling in Si and Ge Esaki diodes and
found that in Si transversal acoustic (TA) and transversal optical (TO) phonons give the
largest contributions to the tunneling current. In Ge the largest contributions arise from
TA and longitudinal phonons (LA and LO). We assume that in SiGe TA phonons are the
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Figure 3.16: The subthreshold slope as a function of temperature for the planar
Si1−xGex TFET. The values of S are decreasing for decreasing temperature for all
Germanium concentraions x = 0.35, 0.5 and 0.65. At sufficiently low temperatures S
does not decrease anmyore and its value seems to become constant.
Idir
Iind
Iind+Idir
log(I)
V
solid: high temp
dashed: low temp
Figure 3.17: Direct and indirect tunneling schematically. Indirect tunneling (blue
curves) is more prominent at lower Vgs, but is decreased for lower temperatures. Direct
tunneling (red curves) is more prominent at higher Vgs, and independent of the tem-
peratures. The sum of both direct and indirect tunneling current is lowered with the
temperature, but more significantly for lower Vgs.
major assistant for indirect tunneling. From the phonon dispersion relation in Si, ω(k),
which can be found in e.g. [78] we find that for TA branch the required phonon energy
is about ~ω ≈ 18 meV, although it is presumably lower for Si1−xGex and larger x, due to
the larger atom mass of Ge. So we expect to transit A from the expression in Eq. 3.4 at
low temperatures to Eq. 3.6 at high temperatures. On the one hand we would expect a
decrease of A for lower temperatures, because the phonon occupation number < n(~ω) >
decreases. The temperature dependence of transversal accustic phonons with the energy of
about 18 meV is almost linear in the temperature range between 80 and 300 K, according to
3.8. So, the linear dependence of A on 〈n〉 by the potential dependence on Eg,eff .
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(a) (b)
Figure 3.18: Extraction of Kane’s parameters for the Si0.5Ge0.5 device as a function
of temperature. Both (a) A and (b) B are increasing for lower temperatures, indicating
an increase of Eg,eff .
Fig. 3.16 shows that the subthreshold slope is in fact decreasing for decreasing temperatures.
Kao et al. [75] showed that in Si1−xGex the direct tunneling becomes more prominent than
indirect tunneling for larger electric field, and hence for larger Vg (see also Fig.3.17), because
the Γ-points in the conduction and valence bands have to be aligned energetically. We draw
the conclusion that for lowering the temperature the indirect tunneling part is decreasing,
and thus the currents for smaller Vg will decrease more drastically than for larger Vg. This can
also be seen in 3.15. This explains the decreasing value for S for all three Ge concentrations.
This dependence is not linear like in the MOSFET. Instead, S seems to achieve a constant
value for very low temperatures.
Another effect which leads to an increase of the off-current is the presence of trap states within
the bandgap. These states located at the junction impact the tunneling process. Typical
kinds of traps are lattice point-defects which are caused by ion implantation damage. The
relatively low activation temperature that was used does not heal all the lattice damage by
crystal re-growth, so we assume there are a high number of defects in the implanted area
that can act as traps. Traps in the source can be occupied by an electron due to the thermal
broadening of the Fermi function. Electrons can tunnel from these traps directly into the
valence band of the channel even for very low Vds when no gate voltage Vgs is applied and
the bands of source and drain are not aligned. At lower temperatures these states are not
occupied and do not contribute to the off-current, thus Ioff decreases for lower temperatures.
These traps states within the exponential Fermi tail contribute to the current flow, and thus
they degrade the slope.
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Figure 3.19: p-i junction of a TFET with trap states in the p doped region caused by
implantation damage. Because the states close to the junction are filled with electrons
tunneling can occur even at Vgs = 0, when no band alignment is achieved (a). At lower
temperatures the number of electrons that occupy these trap states is decreased, and
tunneling from these state degrading effect S and Ioff is lowered (b). alignment
3.4 Summary
Calculations based on the WKB approximation show that the tunneling probability TWKB
for Si1−xGex TFETs increases with Ge concentration 0 ≤ x ≤ 1 and strain ε. n-and p-
type TFETs using strained Si1−xGex/SOI hetero-structures with different Ge concentrations
(x = 0.35, 0.50 and 0.65) were fabricated. Devices with a Ge concentration of x = 0.5
devices exhibited the highest Ion and smaller S values (best values 4 µA/µm and 162 mV/dec,
respectively) than literature values (for Si and Ge TFETs). As expected, the devices with
a Ge concentration x = 0.5 showed an increased electrical performance compared to the
those with x = 0.35, but the performance of the devices with x = 0.65 was degraded
compared to the TFETs on Si0.5Ge0.5. The partial strain relaxation of the Si0.35Ge0.65 layers
decreases TWKB, and leads to lattice errors which degrade the performance further. The
better performance of the n-TFETs compared to the p-TFETs is attributed to sharper
junctions at the tunneling side, arising from a reduced B while enhanced As diffusion, as
the Ge concentration increases. This trend is even more prominent in devices which were
annealed at higher temperatures, which also show a degraded slope. Semiclassical TCAD
simulations based on a nonlocal band-to-band model were carried out to systematically
examine the impact of varying Ge content 0 ≤ x ≤ 1 on the performance of tunneling
devices. The simulated devices show that Ion systematically increases nearly exponentially
with x. The tunneling current is dominated by indirect tunneling in TFET devices with x <
0.85, but for very high Ge concentrations direct exceeds indirect tunneling. Measuring the
experimental TFET devices at low temperatures reveals that indirect tunneling is decreased
due to phonon freeze-out, whereas the direct tunneling rate is unaffected. As a consequence,
Ioff decreases significantly. Also the subthreshold slope S decreases for lower temperatures,
down to a constant value for each Ge concentration. Trap-assisted tunneling is decreased at
lower temperatures due to narrowing the Fermi distribtuion, which further contributes to an
improved S and increased off-current.
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Impact of n and p doping
concentrations on the TFET
performance
4.1 Suppressing the ambipolar behavior
In the previous chapter we studied the impact of Ge concentration x and strain on the
electrical characteristics of a planar BTB-TFET. The best results regarding on-current and
inverse subthreshold slope were exhibited by a fully strained Si0.5Ge0.5 device. However,
we observed a significant ambipolar behavior of the transfer characteristics for all devices.
The devices worked as both n- and p-TFET, with the n-TFET showing better results.
Consequently, the question aroses how this ambipolar behavior could be reduced. The goal
was to decrease the tunneling current at one of the two junctions, whereas the tunneling
process at the other junction should be unaffected. In this work, we present two approaches:
• Employing a hetero-structure with a small bandgap material in the source, and a large
bandgap material in channel and drain. This approach is discussed throughout the
literatute and will be discussed in detail in chapters 5 and 6.
• Asymmetrical doping of source and drain to achieve unipolarity. This shall be the main
topic in this chapter.
4.2 Asymmetrically doped TFETs
4.2.1 Introduction
In this chapter we study the influence of the B and As dopant concentration on the tunneling
efficiency at the p+-i and n+-i junctions of TFETs. The aim is to determine the optimum
combination of asymmetrical p- and n-type doping in order to reduce the TFETs ambipolar
characteristics, towards a unipolar behavior. The devices are fabricated on compressive
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biaxially strained Si0.5Ge0.5 and feature a HfO2/TiN gate stack. We interpret our results in
terms of dopant dynamic, in order to elucidate the role of diffusion and activation mechanisms
on the band structure of the tunneling strained SiGe device [79] . Dopant diffusion in such
structures is particularly complex since it is dependent on both strain and Ge content [80] .
4.2.2 Device fabrication
The device fabrication process accords mostly with that in chapter 3. TFETs were fabricated
on 12 nm thin Si0.5Ge0.5 layers pseudomorphically grown on 10 nm silicon-on-insulator (SOI)
substrates by reduced pressure chemical vapor deposition (RP-CVD) [81]. The SiGe layers
were capped with 3 nm Si in order to maintain the high quality of the Si/high-κ interface. The
pseudomorphic SiGe layers are biaxially compressively strained to ε = −2.1% as confirmed
by Raman and X-ray diffraction (XRD) analyses. The fabricated devices are isolated to
each other by mesa etching. The gate stack with a length of 5 µm is formed with 5 nm HfO2
dielectric film and 15 nm TiN metal gate. Symmetrical doped devices which operate as both,
n- and p-TFET, were fabricated using As+ and BF+2 ion implantation at source/drain (S/D)
with the same dose of 1015 cm−2 and used as comparison reference. In this study“symmetrical
doping” refers to equal implantation dose not to equal activation of dopant concentration.
To study the influence of the doping asymmetry n/p-TFET devices were processed keeping
the BF+2 /As
+ dose at source to 1 × 1015 cm−2, whereas the respectively As+/BF+2 drain
implantation doses were decreased to 1014 and 1 × 1013 cm−2 (see Tab. 4.1). The use of
BF+2 ion implantation ions conserves the elastic strain within the pseudomorphic SiGe layer,
assures reasonable dopant activation while the fluorine atoms decrease the B diffusivity [44].
For all devices the As+ and BF+2 implantation energies were 4.2 keV and 2.7 keV, respectively.
A critical parameter for TFETs is the steepness of the tunneling junctions in the SiGe. In
this respect, the activation was performed at a moderate temperature of 650 °C for 1 minute,
in order to avoid strain relaxation and Ge and dopant diffusion.
Device No. BF+2 (cm
−2) As+ (cm−2) mode
1 1015 1015 p, n
2 1015 1014 n
3 1015 1013 n
4 1014 1015 p
5 1013 1015 p
Table 4.1: The implantation doses that were used for the n- and p-TFETs, respec-
tively. Devices 1, 2 and 3 were fabricated to be measured in n-mode, 1, 4 and 5 to be
measured in p-mode.
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4.2.3 Results and discussion
SIMS profile
Before we discuss the electrical characterization we shall look into the dopant distribution
within the SiGe/SOI (silicon-on-insulator) layers, and the impact of the implantation dose
on the concentration profiles. In order to do so, time-of-flight second-ion mass-spectroscopy
(ToF-SIMS) [82] has been carried out to study the depth dopant profile of the samples. The
SiGe/Si layer system was sputtered with Cs+ ions to dedect the secondary ions that were
ejected from the material. The measured intensity of a specific ion species is a function
of the sputter time, as the sputtering beam is penetrating the layers. The sputter time is
approximately proportional to the penetration depth. Hence, if we plot ion species intensity
versus sputter time we obtain an element concentration profile of the studied layers.
1015
1014
1013 cm-2
SiGe Si
Figure 4.1: ToF-SIMS spectra for the doses of 1 × 1015, 1 × 1014 and 1 × 1013 cm−2
BF+2 , respectively, showing the signal of the SiB
− ion versus sputter time, both as
implanted (“as imp.”) and after annealing (“annd”). The dashed line indicates the
SiGe/SOI interface, which could be recognized from Ge− and Si− ion spectra.
Fig. 4.1 shows the SIMS profile for B, obtained through the intensity of the SiB− ion species
spectra. The figure exhibits that the distribution of the dopants scales nearly linearly with
the implantation dose within the whole of the layer stack. Also, we see that after annealing
(1 min at 650 °C) the dopant profile does not change significantly. This is in agreement with
the observation that B diffusion is very low in SiGe.
Fig. 4.2 displays the SIMS profile for As. It shows the profile for both ion species GeAs−
and SiAs−. For the implantation dose of 1 × 1015 cm−2 As, Fig. 4.2(a) reveals that before
annealing the peak of the As distribution is placed within the SiGe layer. However, after
annealing the dopants are driven towards the Si-capped surface on the other hand and the
underlaying SOI, on the other hand. So, for this concentration a significant As diffusion
within the SiGe can be observed. Furthermore, from Fig. 4.2(b) and 4.2(b) we depict that
for lower concentrations of As the diffusion is suppresed, as the profiles of the annealed
samples show the same As distribtuion like the as-implanted samples. Nevertheless, still
after anneal the peaks of the SIMS profiles scale 1:1 with the implantation doses, for both
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SiGe Si
(a)
SiGe Si
(b)
SiGe Si
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Figure 4.2: ToF-SIMS spectra for the doses of (a) 1 × 1015, (b) 1 × 1014 and
(c)1 × 1013 cm−2 As+, showing the signal of the SiAs− (red) and the GeAs−1 ion,
respectively, versus sputter time, both as implanted (“as imp.”) and after and after
annealing (“annd.”). The dashed line indicates the SiGe/SOI interface, which could be
recognized from Ge− and Si− ion spectra.
BF+2 and As
+ ion implantation.
Transfer characteristics
The TFET with symmetrical S/D implantation exhibits typical ambipolar behavior (device
No. 1, Fig. 4.3(a), black curve).
n-TFETs built on SiGe show a better performance compared to p-TFETs, which has been
previously reported in several works [33], [35]. Hence, we will mainly focus on the n-TFET
for the discussion of the experimental results, although the p-TFET behaves analogously
(Fig. 4.4). A positive applied gate voltage Vgs leads to an energy alignment of the occupied
states in the heavily p-doped source with the empty energy levels in the intrinsic channel
(bands overlapping ), (see Fig. 4.3(c)). The tunneling current is then given by Eq. 2.14,
where T (E) is the tunneling probability, µs and µd are the Fermi levels at source and drain,
and EsV and E
ch
C are the valence and the conduction band edges at the tunneling source
and the channel, respectively. For negative gate voltages (reverse branch), Vgs < 0 , where
tunneling occurs at the drain/channel junction (Fig. 4.3(c)), the current decreases with As+
implantation dose. For a B+/As+ dose ratio of 10:1 (device No. 2, Fig 4.3(a), red full circles)
the reverse branch is significantly lowered, and for a ratio of 100:1 (No. 3, Fig. 4.3(a), blue
empty squares). The reverse current is suppressed to the off-state value. A negative Vgs
potential leads to hole tunneling from the n-doped drain into the channel (Fig 4.3(b)), and
the resulting tunneling current can be estimated analogously to Eq. 2.14. The energy of the
Fermi levels in source, µs, and drain, µd, are given by the concentrations of acceptors NA
and donors ND, respectively. Since the Fermi levels – e.g. µd – are pinned by the (inner)
potential, a decrease of ND in the drain up-shifts the energy bands leading to a smaller
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Figure 4.3: (a) Transfer characteristics of Si0.5Ge0.5 n-TFETs with S/D implantations
of 1 × 1015 cm−2 BF+2 and, 1 × 1015 (device No. 1, black), 1 × 1014 (No. 2, red full
circles) and 1× 1013 cm−2 As+ (No. 3, blue empty squares), respectively. Solid curves
are for Vds = 0.5 V and dotted for Vds = 1.7 V. (b-e) The simulated band structure
displayed in the insets indicates the influence for the drain dopant concentration on
the tunneling current: (b,c) NA = ND = 2× 1020 cm−3; (d,e) NA = 2× 1020 cm−3,
ND = 1× 1019 cm−3. The bias conditions are (b,d) Vds = 0.1 V, Vgs = −0.5 V and
(c,e) Vds = 0.1 V, Vgs = −0.5 V.
overlap and a decreased tunnel current (Fig. 4.3(d)). On the source side, where the NA is
kept constant, the tunneling probability at the source side is unaffected (see Fig. 4.3(e)).
The tunnel-barrier width decrease with the gate voltage directly results in an increase of the
on-current as long as the dominant resistance is contributed by the tunnel barrier, with the
channel resistance being only a fraction of the tunnel-barrier resistance. The degradation of
the on-currents observed for higher Vgs is ascribed to an increased drain resistance due to
decreased dopant concentration, which starts dominating the source and channel resistance.
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Figure 4.4: Transfer characteristics of Si0.5Ge0.5 p-TFETs with S/D implantations of
1 × 1015 cm−2As+ and, 1 × 1015 (device No. 1, solid and dotted black lines), 1 × 1014
(No. 4, red full circles) and 1×1013 cm−2BF+2 (No. 5, blue empty circles), respectively.
Solid curves are for Vds = 0.5 V and dotted for Vds = 1.7 V.
Output characteristics
The output characteristics for the p- and n-TFETs are shown in Fig. 4.5. They exhibit the
TFET-characteristical shape with exponential onset due to DIBT. We observe a degradation
of the Ion values with decreasing off-side dopant current (As
+ for the n-TFET devices No.
1, 2 and 3, and BF+2 for the p-TFET devices No. 1, 4 and 5 ). that seems to be larger than
we found in the transfer characteristics. In fact, the output curves were measured without
taking into account that the Imin value does significantly shift. Again, the lack of a clearly
defined Vt impedes to determine the gate overdrive, to correct the output characteristics.
For both the n and p-TFET the output current slightly decreases for Vds > 2 V and < −2 V,
respectively (negative differential conductance). This is also observerd in the TFETs by
Richter et al., who contributed this effect to hot-carrier injection, when carriers tunnel at the
source-channel junction into the oxide, creating an electric field, which screens the channel
from the potential [83].
Dopant concentration and sheet resistance
From the discussion above we conclude that the TFETs performance is strongly related
with the S/D junctions properties: steep junctions allow a better electrostatic control while
high doping level defines the S/D resistances. Ultra-shallow junction formation in Si was
intensively studied for both p- and n- type, but only recently also studies on p-type junction
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(a) p-TFET output. (b) n-TFET output.
Figure 4.5: Measured output characteristics, (a) for the p-TFET (devices No. 1, 4,
5 ) and (a) for the n-TFET (devices No. 1, 2, 3 ) The gate voltage Vgs was varied in
steps from ±2.5 V to ±3 V. The output features the typical S-shaped onset. The color
index depict the different implantation doses and is the same as in Fig. 4.3.
formation on SiGe were reported [84]. However, there is still a lack on n-type doping studies
of SiGe materials. Sheet resistance and active dopant concentration acquired by Hall mea-
surements for BF+2 and As
+ doped Si0.5Ge0.5 test samples are shown in Fig. 4.6(a) and (b),
respectively. The implantation and annealing parameters are identical with the one used for
TFET fabrication. The sheet resistance of the doped layers can be described as a power law
ρ ∝ Nα, where N is the sheet dopant concentration, with α = −1.09 for B and α = −0.76
for As. The exponent for B is in good agreement with the theoretical value αtheor = −1
[23] but the exponent for As deviates greatly from αtheor, due to low activation of As atoms.
Another important issue is the exponential increase of the Schottky resistance, which will
become significantly higher for lower values of N . The total resistance for a TFET is given
by
Rtot = Rtunnel +RS/D +Rchannel. (4.1)
For high dopant concentrations on the drain side N > 1019 cm−3 the Schottky contact
resistance is negligible, Rtunnel  RS/D + Rchannel. For lower dopant concentrations
(N < 1018 cm−3) the Schottky contact resistance of the metal-semiconductor contact becomes
comparable to the tunneling resistance [85]. Hence, the increase of Rtot leads to smaller
on-currents, even if the tunnel junction on the source side is unaffected. In order to trade-
off between the desired suppression of tunneling from drain to channel, and the undesired
reduction of Ion due to S/D resistance, we define In = I(Vgs,min + ∆V ) as a measurement
for Ion, and Ip = I(Vgs,min − ∆V ) as a measurement for Ioff . ∆V is a parameter chosen
69
CHAPTER 4. IMPACT OF N AND P DOPING CONCENTRATIONS ON THE TFET
PERFORMANCE
BF2
+ ion implantation
As+ ion implantation
(a)
(b)
Figure 4.6: (a) Active dopant dose and (b) sheet resistance vs. ion implantation dose.
in a way that it can be compared to Vt of a MOSFET . In contrast to the latter one, the
TFET does not feature a comparable threshold and thus lacks a Vt, though attempts to
define such a parameter have been discussed (e.g. by Boucart et al. [61]). In this work,
we chose ∆V to be 2 V and I(Vgs,min) is the minimum current. In table 4.2, In and Ip are
presented for all three n-TFETs and for low (Vds = 0.5 V) and high (Vds = 1.7 V) drain
voltages 1. For Vds = 0.5 V, and an As dose of 10
14 cm−2. In is 76% of the value of the
symmetrically implanted device, while Ip reduces to 31%. The As dose of 10
13 cm−2 leads to
a further In decrease down to 30% of the symmetrically device, while Ip to 10 %. At higher
drain voltages, e.g. Vds = 1.7 V, this behavior is even more pronounced. In is almost the
same for the As dose of 1014 cm−2 as it is for the dose of 1015 cm−2 (also see in 4.3(a)), but
decreased to 16% for 1013 cm−2. The Ip drive current is reduced to 13% and 1%, respectively.
For device performance, an As dose of 1014 cm−2 would be favorable, because it leads to a
clearly suppressed Ip branch, while the decrease of In is arguably small.
4.3 Summary
BTB-TFETs are bipolar devices, because of their p-i-n architecture. The planar Si1−xGex
TFET devices in chapter 3 showed a significant amipolar behavior, due to their symmetical
doping of source and drain, which lead to tunneling currents on both junctions, depending
on the voltage polarity. In this chapter, Si0.5Ge0.5 TFET devices were fabricated with both
symmetrically and asymmetrically doped source and drain. SIMS profiles showed that the
1The p-TFET with different BF+2 will not be discussed here as extensively as the n-type device. The
p-type results regarding In and Ip are analogous to the n-TFET.
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Vds/V BF
+
2 /As
+ In/(A/m) Ip/(A/m)
0.5 100:100 2.23× 10−2 2.21× 10−3
0.5 100:10 1.61× 10−2 6.77× 10−4
0.5 100:1 5.24× 10−3 2.21× 10−4
1.7 100:100 2.04× 10−1 3.66× 10−2
1.7 100:10 2.12× 10−1 4.77× 10−3
1.7 100:1 3.27× 10−2 4.27× 10−4
Table 4.2: In and Ip values of Si0.5Ge0.5 TFETs at drain voltages of Vds = 0.5 V and
1.7 V and for different source to drain ion implantations ratio. The current values were
averaged over 180 devices.
dopant concentration scales with the implantation dose. The n- and p-TFET devices with
symmetrically doped source and drain show a distinct ambipolar behavior, with In (Vgs > 0)
and Ip (Vgs < 0) of the same order of magnitude. It was demonstrated that employing
asymmetrically doped source and drain regions is a simple and efficient modality of reducing
this ambipolarity. n-TFETs with decreased arsenic dose exhibit significantly lower reverse
currents Ip due to reduced band overlap at the n
+-i junction, while p-TFETs with decreased
boron-flouride dose behaved analogously by showing decreased In. The on-currents of the
devices are decreased, caused by an increase of the Schottky contact resistance at the drain
side. Hall measurements showed that the variation of the BF+2 implantation dose over three
decades largely impacts the acceptor concentration NA, whereas the variation of the As
+
implantation dose has a minor influence onND, and consequently on the contact resistance. It
was shown that there is an optimum source-to-drain doping ratio (10:1) which led to a highly
decreased reverse tunneling current, while the forward tunneling current is insignificantly
reduced.
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Chapter 5
The hetero-structure Si/SiGe TFET
device
5.1 Introduction
This chapter deals with hetero-structure BTB-TFET devices which feature an architecture
similar to the planar devices built from a Si/SiGe hetero-structure which were discussed
in chapters 3 and 4 But in contrast to those, in this chapter the silicon-on-oxide (SOI)
beneath the SiGe layer is not only a necessety to obtain a fully strained SiGe layer, but it
is an essential part of the device. Based on the observations in chapter 3 that those devices
with fully strained Si0.5Ge0.5 showed best performance regarding subthreshold slope and on-
current compared to Si1−xGex TFETs with other Ge concentrations x, all devices that are
studied in this chapter are built from Si0.5Ge0.5/SOI. Because the hetero-structure devices
are fabricated from a similar substrate as in the previos chapters, full CMOS-compatibility
is ensured throughout this chapter.
At first, we dedicate to the question why hetero-structures should be employed. hetero-
structures on Si and SiGe have been researched intensively for decades, one reason is the
fact that there are many similarities of the both materials Si and Si1−xGex (with x < 0.85),
alongside with the large availability of these two semiconductors [86–88]. Nayfeh et al.
suggested a TFET with strained Ge source and strained Si channel and drain [89] and
pointed out the importance of an optimized band design at the tunnel junction, including
the significance of a band-offset. The hetero-structure devices presented in this chapter
feature a p-doped Si0.5Ge0.5 source, an intrinsic Si channel and n-doped Si drain. There are
two advantages a SiGe/Si hetero-structure TFET exhibits, in comparison to a homostructure
device which is based either on Si or on SiGe only.
• The smaller bandgap in SiGe will yield a larger tunneling current compared to the
Si device, as discussed before in this work. Additionally, Si1−xGex features a valence-
band offset ∆EV to Si. This offset increases with increasing x. E.g., for fully strained
Si0.5Ge0.5 pseudomorphically grown on (001) Si the offset is ∆EV = 0.375 eV [90]. Re-
garding the band structure of a TFET, this positive offset gives an advantage compared
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to the all-Si devices, because it will lead to an increased band energy overlap at the
same gate bias.
• The larger bandgap at the n-i junction in Si results in small tunneling currents, com-
pared to the SiGe device. A smaller tunneling rate at this junction is desired, since it
yields a decreased ambipolar behaviour, without taking the risk of increasing the resis-
tance and therefore decreasing the overall current. The suppressed ambipolar behavior
makes the hetero-structure TFET a promising candidate for logical switching.
Figure 5.1: Calculated band energy for an all-Si TFET with a Si p-source, n-drain
and i-channel (left) and a hetero-structure TFET, with Si0.5Ge0.5 p-source and Si i-
channel and n-drain (right), both under the same bias conditions (Vds = 0.1 V,
Vgs = 0.5 V). The dashed line denotes the bandgap Eg. The dopant concentrations
are NA = ND = 2×1020 cm−3 for both source and drain. The band energy overlap is
marked in red. It is larger for the hetero-structure than for the pure Si device. Band-
gap narrowing due to the high dopant concentrations was taken into account, therefore
the band-gap (dotted line) in source and drain is decreased additionally [49].
Fig 5.1 shows the band energy overlap for both a Si homojunction TFET and a Si/SiGe
hetero-structure TFET. In the hetero-structure, the band overlap between valence band in
the p-SiGe source and the intrinsic Si-channel is increased, compared to the homojunction
Si device at the same bias conditions. The band overlap for the pure Si device is about
∆Φ = 0.14 eV, whereas the overlap for the Si/SiGe device becomes almost twice as large,
achieving 0.27 eV.
Nevertheless, the fabrication of hetero-structures are a great challenge to semiconductor
industries. Different materials have different fabrication parameters, e.g., selective etching.
In case of a binary system like Si/Si1−xGex, which employs two closely related materials, the
etching techniques of Si are significantly different to Si1−xGex [91]. This also depends on the
74
5.2. HETERO-STRUCTURE TFETS WITH IN-SITU DOPED SOURCE
Ge concentration. For example, (Si)Ge-oxides are solulable in water, wheras SiO2 is stable.
As a matter of fact, H2O2 etches SiGe and Ge, making a standard RCA cleaning difficult,
since during the cleaning process a variable amount of SiGe is etched. One has to find new
methods for cleaning both effectively Si and SiGe at the same time.
This chapter will deal with a long-channel SiGe/Si hetero-structure TFET which features an
in-situ boron-doped Si0.5Ge0.5 source, an intrinsic Si channel and an implanted arsenic-doped
Si drain. This kind of devices are also studied with different gate oxides in order to explore
the importance of EOT scaling and the impact of the gate oxide.
5.2 Hetero-structure TFETs with in-situ doped source
In this section, we deal with the long-channel hetero-structure device with in-situ doped
SiGe source. A similar TFET structure was presented by Zhao et al. [37], who employed a
boron-implanted SiGe source, with an intrinsic Si channel and an arsenic-implanted source.
To fully exploit the advantages of a hetero-structure TFET is to decrease the natural length
Λ by in-situ doping, i.e., doping the SiGe source during growth with acceptors, such as boron.
If the growth conditions are at their optimum, this will lead to an optimal abrupt junction,
hence Λdop = 0
1. From this fully strained p-Si0.5Ge0.5-on-SOI substrate we fabricate hetero-
structure devices, which show improved characteristics compared to the planar devices on
with SiGe source, channel and drain.
5.2.1 Device Fabrication
The fabrication process is compatible to that of the planar TFETs in chapter 3. TFETs were
fabricated on fully strained 12 nm Si0.5Ge0.5 layers grown on thinned-down SOI substrates
(20 nm Si / 145 nm buried oxide) at 550 °C by reduced pressure chemical vapor deposition
(RP-CVD) [81]. The Si0.5Ge0.5 layer was in-situ doped during growth with boron which
resulted in a homogeneous impurity concentration of about NA = 2 × 1020 cm−3 of this
layer. It was subsequently capped with 10 nm of Si to prevent large-area oxidation of the
SiGe. After thinning down the Si cap mesa structures were etched, followed by the re-
moval of SiGe on the drain side by highly selective wet etching, using a solution of 1:2:3
1%HF:H2O2:CH3COOH. The selectivity of this etching solution Si0.5Ge0.5 to Si amounts to
several order of magnitudes. Within the etching time we expect no etching of Si [92]. The
structure was cleaned by a modified RIE cleaning, comprising subsequent H2SO4,HF and
HCl. In contrast to standard RCA cleaning, no H2O2 was used, and the NH3 step was
dropped, both in order to avoid losing larger quantities of the SiGe layer. The cleaning
step immediately was followed by conformal 2.6 nm HfO2 atomic layer deposition (ALD)
and 80 nm TiN atomic vapor deposition (AVD). The gate was patterned by standard op-
tical lithography and reactive ion etching (RIE). The gate length amounts to 25 µm. The
drain side was implanted with 3 keV As+ ions at a dose of 1 × 1015 cm−2. The activation
1Strictly speaking, totally avoiding diffusion of dopants is almost impossible, nevertheless we can assume
Λdop ≈ 0
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Figure 5.2: Transfer characteristics for Vgs = 0.5..1.7 V with Vds varied in steps os
0.4 V. The minimum point slope is S = 75 mV/dec, the average value over 4 decades
is still 172 mV/dec.
was carried out at a low temperature of 650 °C for 1 min, to avoid B and Ge interdiffusion
into the SOI layer, which would have degraded the junction significantly. One also had to
avoid deactivation of the B dopants. After passivation of the structure with an SiO2 layer
deposited by plasma-enhanced chemical vapor deposition (PE-CVD) of SiO2, the devices
were metalized with Cr/Al. For further improvement of the gate oxide quality, a forming gas
anneal (FGA) was carried out at 450 °C for 10 min under 5:1 N2:H2 atmosphere, to saturate
the interfacial Si/SiOx/HfO2 dangling bonds.
5.2.2 Electrical characterization of the devices and discussion
Transfer Characteristics
Fig. 5.2 shows the transfer characteristics of the device for Vds = 0.5..1.7 V in steps of 0.4 V,
where p+-SiGe was used as grounded source. The gate voltage was swept from Vgs = −1
to 2 V. Due to its asymmetrical layout the device is designed to operate in n-mode only, in
contrast to symmetrical planar or nanowire devices (e.g. in [33, 83]), which can be operated
also in p-mode. However, TFET devices based on SiGe with As-implanted drain show
degraded performance when operated in p- instead of n-mode [93]. For the sake of clarity, the
currents measured for positive Vgs are called forward- whereas those for negative Vgs are called
reverse-currents (“on”and“off”, respectively), analogously to a conventional n-MOSFET. The
Id − Vgs curve exhibits a characteristic appearance for a TFET, such as ambipolar behavior
and Vgs-dependent slope S, and the absence of a distinct threshold voltage. The hetero-
structure device provided a minimum point slope of S = 75 mV/dec at Vds = 0.5 V.
Furthermore, a strongly suppressed ambipolar behavior was achieved. For sufficiently large
positive Vgs (forward) band-to-band tunneling occurs p-i junction, wenn electrons tunnel
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from the source to the channel, whereas for negative Vgs (reverse) tunneling occurs at the
n-i junction and electrons tunnel from the channel to the drain, but the reverse current is
significantly lower than the forward current. The key to understand the improvement of
S and Ion/Ioff lies in the understanding of the impact of the device parameters on these
characteristics. A steeper tunneling junction combined with a good electrostatic control,
achieved by use of a high-κ gate stack, positively impacts the device performance. Another
feature that increases the performance of the hetero-structure device is the valence-band
offset at the SiGe-Si junction (see Fig. 5.1) according to the tunneling probability TWKB
given by the WKB approximation 2.11. The impact of the device and material paramters
on TWKB was already discussed in the chapter about planer devices, thus the discussion
is similar. We remind that Λ is the natural or the screening length (see below), Eg is
the semiconductor band gap energy, m∗ is the charge carrier effective mass and ∆Φ is the
gate-voltage dependent surface potential, that determines the band overlap. Fully strained
Si0.5Ge0.5 features a smaller m
∗ and Eg than Si, making it more appropriate for tunneling
devices. Electrons are tunneling from the SiGe valance band (m∗ = 0.23m0 for holes in
Si0.5Ge0.5) to the conduction band in the Si (m
∗ = 0.26m0 for electrons in). The bandgap
which is significant is the SiGe bandgap which is Eg = 0.77 eV [48]. Both smaller bandgap
and effective masses result in a higher tunneling probability. In terms of device design,
it is desired to achieve a small screening length Λ. For a planar or step-like device Λ is
given by 2.13 where dsemi and dox are the thicknesses of the semiconductor and the gate
oxide, respectively and κsemi and κox are the permittivities of the semiconductor and the
gate oxide, respectively. Λdop denotes the junction width. Under ideal conditions we obtain
a value of Λ = 5.3 nm for the natural length. doxκsemi/κox is the theoretical expression for
the effective oxide thickness (EOT), no interface traps or interface layers like SiOx, provided.
Besides achieving a small EOT, improving the junction and decreasing Λdop are keys for
designing a TFET device. Tab. 5.1 shows that Λch of the hetero-structure devices (with Si
channel and in-situ doped source) is about the same as for planar Si0.5Ge0.5 devices (such
as those from chapter 3 with SiGe channel and in-situ doped source). However, due to the
smaller value for Λdop we expect the natural length Λ to be smaller for the hetero-structure
TFET.
Type dox (nm) dsc (nm) κox κsc Λch (nm) Λdop (nm)
Homo-structure 5 10 22 13.9 5.6 > 0
Hetero-structure 2.6 20 22 11.8 5.3 ≈ 0
Table 5.1: Comparison of the natural lengths of the Si0.5Ge0.5 homo-structure from
chapter 3 and the Si0.5Ge0.5/Si hetero-structure from this chapter.
Fig. 5.3 shows the C − V plot from which the oxide capacitance and CET (capacitance
effective oxide thickness) was calculated. After quantum mechanical correction we obtain an
EOT of 1 nm for the 2.6 nm HfO2 gate oxide. To further improve the electrostatic control
of the channel we applied a backgate voltage Vbg to the device, i.e. the bulk Si body.
For this condition, the device is operating similar to double-gated device, which exhibit
77
CHAPTER 5. THE HETERO-STRUCTURE SI/SIGE TFET DEVICE
Figure 5.3: Gate to p+-SiGe source C-V curve measured at f = 100 kHz. From the
oxide capacitance dEOT = 1 nm was extracted.
better electrostatic control due to an effectively decreased Λch [94]. The buried oxide (BOX)
thickness of 145 nm requires the application of relatively high voltages. In Fig. 5.4 transfer
curves are displayed for Vbg = 12 and −12 V, in comparison with the Id−Vgs characteristics
for Vgs = 0 V. The drain and source voltages were fixed to Vds = 0.5 and 0 V, respectively.
Because source and drain are metalized, their band positions are fixed to the Vds potential.
Hence, the backgate should influence the channel only. Interestingly, applying Vbg = −12 V
leads to a shift of the transfer curve of roughly 0.1 V, but also to an improved subthreshold
slope of S = 65 mV/dec.
In Fig. 5.4(b) both the minimum point and the average slope are plotted. Higher (more
negative) Vbg does not improve S, nor does it shift the curve any further. The shift can be
explained by effectively raising the channel bands, so that higher Vgs has to be applied to
achieve the same current Id as for Vbg = 0. A shift of the transfer curve can also be seen
for Vbg = 12 V, connected with a degradation of S. This is due to an effective lowering
of the channel bands, which increases the tunneling current in comparison to Vbg = 0 V
[95]. Overall, the on-current is improved, but the slope is degraded. However, applying a
backgate will lead to an improved electrostatic control of the channel. The natural length of
a double-gated device is given by
Λch =
√
doxdsc
κsc
2κox
. (5.1)
Compared to Eq. 2.13 we see that Λ for a double-gated device is a factor of
√
2 smaller
than for a single-gated device, if the parameters of the semiconductor and the gate oxide are
identical.
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Figure 5.4: (a) Transfer characteristics for a fixed Vds = 0.5 V, and positive
(Vbg = 12 V), negative (−12 V) and zero backgate voltage. (b) With Vbg = −12 V,
the minimum point slope is S = 65 mV/dec, and S = 120 mV/dec averaged over 5
decades.
Output characteristics
Figure 5.5: Output characteristics plotted in logarithmic scale. The saturation cur-
rent increases exponentially with Vgs = 1.75 . . . 3.0 V in steps of 0.25 V. The inset shows
the same currents plotted with linear scale and exhibit the characteristical exponential
on-set.
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The output characteristics (Fig. 5.5) show a characteristic “S”-shaped curve in the onset, i.e.
an exponential correlation of Ids and Vds. Furthermore, the saturation value of Ids increases
exponentially for Vgs. However, the exponential onset covers a very large gate interval.
Despite the improved gate control compared to the planar device, there is an effect which
is comparable to drain-induced barrier-thinning, where an inversion charge pins the channel
bands and prevents the bands from following the drain potential. Half of the gate covers the
in-situ doped source, which is pinned by the source potential (which is the ground in our
experiment). By this means the drain voltage has to be increased to a very large value in
order to impact the underlying channel beneath the p+-side.
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Figure 5.6: The band structure of the hetero-structure TFET, depicting the output-
switching. The area marked in grey is controlled by the source voltage. The source
overlaps large parts of the gate and screens the channel from the gate voltage.
5.3 The impact of CET on the hetero-structure TFET
With scaling of devices, also the gate control has to be scaled to maintain the electric prop-
erties within the channel. For a long period of time, this scaling has been a constant-field
scaling, i.e., with reducing the device (and hence the gate) dimensions, the electric field in the
channel was kept constant. With the introduction of short-channel devices, several effects
became observable which degraded the device performance, such as DIBL (drain induced-
barrier lowering). This forced the design of the transistors to increase the electric field in
the channel, which could only achieved by enhancing the gate control. Agressively scaling of
the gate oxide was necessary, and as the oxide thickness became critical, the exponentially
increased electron tunneling through the oxide was too high. Eventually this resulted in the
introduction of the high-κ oxides for transistors [52].
In order to present a CMOS-compitable TFET device, also the gate oxides used for tunneling
devices have to exhibit the proper scaling properties. The aim of this section is to show how
the gate oxide impacts the performance of the TFET. Besides the gate oxide HfO2 (κ ≈ 22),
which is used for devices throughout this work, also Al2O3 (κ ≈ 9) should be taken into
consideration as a gate oxide. It was already used as a gate oxide for SiGe MOSFETs, due
to the wide availability of that material and its ability to passivate the SiGe surface, e.g. by
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Wu et al. who used a combined gate stack of Al2O3 and HfO2 for their p-channel MOSFETs
[96].
Three hetero-structure devices on Si0.5Ge0.5/Si were produced with the same process param-
eters that were used in section 5.2. The difference to the previously presented devices is
that during fabrication the ALD deposition parameters for the gate oxide have been altered,
in order to study the impact of the CET EOT on the TFET performance. The significant
fabricating parameters for the gate oxide are presented in Tab. 5.2.
Device No. Oxide Cycles
1 HfO2 30
2 Al2O3 30
3 Al2O3 50
Table 5.2: The three devices with their oxide processing parameters. 10 deposition
cyclces give approximately 1 nm of oxide.
5.3.1 Electrical characterization
Figure 5.7: Transfer curve for device No. 1 (HfO2, red and circles) and 2 (Al2O3,
black and squares), respectively. The drain voltage was Vds = 0.5 and 1.7 V. For the
sake of simplicity, the transfer curve for device No. 3 is not shown, its appearance is
to close to No. 2.
Fig. 5.7 shows the transfer characteristics for the devices No. 1 and 2, which both feature
a nominally 3 nm gate oxide of HfO2 and Al2O3, respectively. For device 1 the slope is
steeper and the current higher than for device No. 2. Values for S are about 150 mV/dec
and 220 mV/dec, respectively. This shows that κ has an extremely significant importance
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to the TFET performance. Also visible from Fig. 5.7 is, that the current Ids is about 1 to 2
magnitudes higher for the on-branch. The on-current is about 1 magnitude higher. Fig. 5.9
shows the on-current and the slope for the three types of values. The CET was extracted
from split-CV measuremtents. The results of the CV measurements are shown in Fig. 5.8.
We see that the capacitance Cox for the HfO2 layer is more than three times higher than for
the Al2O3 layers. The two Al2O3 layers, on the other hand, show only a small difference. A
similar behavior can be observed for the on-current, which is shown in 5.9(a) as a function
of the CET.
3 nm
3 nm
5 nm
Figure 5.8: Capacitance versus voltage at f = 100 kHz. The given thicknesses are
the nominal values.
5.3.2 TFET simulation with different κ
For a better illustration of the CET on the TFET performance the devices were simulated
using the Sentaurus TCAD simulation tool. The same models were chosen as in chapter 3.
The simulation parameters can be found in tab. 5.4 and 5.3.
Semiconductor Eg/ (eV) ∆EV (eV) mL mT mlh mhh
Si 1.12 0 0.98 0.19 0.16 0.49
Si0.5Ge0.5 0.78 0.375 0.98 0.19 0.102 0.41
Table 5.3: Semiconductor parameters (fltr): bandgap, valence band offset to Si, and
the effective masses for longitudinal and transversal electrons and light holes and heavy
holes in m0, extracted from [48].
We look into the total current density at the tunnel junction for different κ values. The
simulated device features a p-doped Si0.5Ge0.5 junction (NA = 1 × 1020 cm−2), and a 3 nm
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(a) (b)
Figure 5.9: (a) on-current Ion and (b) S vs. CET for one thickness of HfO2 device
and two thicknesses of Al2O3. The values of approx. 140 devices were measured. Only
values within the median absolute deviation are shown. The X denotes the respective
median values.
tox (nm) Φm (eV) Lg (nm) NA (cm
−3) ND (cm−3) NA,BG (cm−3)
3 4.05 40 1× 1020 1× 1018 1× 1015
Table 5.4: Simulation parameters (fltr): oxide thickness, gate work function, gate
length, boron concentration (source), arsenic concentration (drain), boron background
doping. ND was chosen to be relatively small, to avoid ambipolar behavior and thus
increasing Ioff . For the source, a gaussian profile in y-direction was chosen with the
Gaussian length of 1 nm.
oxide. The dielectric constants were 3.9 (SiO2), 9 (Al2O3) and 22 (HfO2). Additionally,
an ultra-high-κ of 100 was chosen. Such high values can e.g. be achieved in Perovskites,
though these materials are less suited for device frabrication due to their disadvantageous
band alignment to Si.
Fig. 5.10 shows the total current density Jtot for four values κ at the tunneling region at the
same drain and gate voltage bias condition, Vgs = 1 V and Vds = 0.5 V. As it expected, Jtot
increases drastically with κ. Interestingly, for κ = 3.9 and 9 tunneling only occurs at the
actual heterojunction, i.e., from the SiGe source to the Si channel. These two devices also
feature an inversion layer in the Si beneath the oxide surface, as expected. The occurance
of these two carrier hot-spots indicates band-to-band tunneling and thus hole generation
in the SiGe and electron generation in the Si. However, for the higher κ values of 22 and
100 the electric field at the SiGe surface becomes high enough to bend down the bands and
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(a) κ = 3.9 (b) κ = 9
(c) κ = 22 (d) κ = 100
Figure 5.10: Total current density Jtot as a logarithmic false color plot, for the
SiGe/Si hetero-structure n-TFET device at Vgs = 1 V, Vds = 0.5 V. SiGe is doped with
1 × 1020 cm−3 B. The only parameter that was varied was the κ value: (a) 3.9, (b) 9,
(c) 22, (d) 100.
to create a region of interband-tunneling, i.e., electrons tunnel from the center of the SiGe
body to a region close to the surface. This becomes prominent for κ = 22 and especially for
κ = 100, where an inversion layer in the SiGe is created. The creation of an inversion layer
and tunneling within SiGe will be discussed more in detail in chapter 6.
5.4 Summary
In this chapter we have explored the potential of the hetero-structure device and observed
improvements in the electrical performance. Si/Si0.5Ge0.5 hetero-structure TFETs were fab-
ricated with a thin 2.6 nm HfO2 gate oxide and TiN metal gate. The in-situ doped p
+SiGe
served as source, while the n-implanted drain was formed from As-implanted silicon. The
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channel was represented by an underlying intrinsic Si area. The devices showed an inverse
subthreshold point slope of S = 75 mV/dec, which is a significant improvement compared
to the homostructure planar devices on Si0.5Ge0.5. This slope could be improved further to
65 mV/dec by applying a negative backgate voltage. The improval of S can be ascribed to
the smaller natural length Λ = Λch + Λdop, which is achieved by the in-situ doped source,
yielding Λdop ≈ 0. Also enhancing the gate control by an additional backgate virtually turns
the single-gate into a double-gate device, improving Λch. However, the negative backgate
that was applied to gain such small S decreased the current effectively by shifting the transfer
curve. From C − V measurements an EOT of 1 nm was extracted, and the lack of hysteresis
indicated a high gate oxide quality and a low density of interface traps. Two drawbacks,
however, are observed: the on-currents Ion were found to be lower due to higher S/D resis-
tance, and the output exhibited a severe drain-induced barrier thinning, caused by the large
source-gate overlap.
Hetero-structure TFET devices with different gate oxides (HfO2 and Al2O3) show different
electrical perfomance, depending on the CET. For the smallest dCET = 1.4 nm, featured by
a device with HfO2, the best slope and current was found. The devices with Al2O3 exhibit
a relatively large CET and thus poorer slope and currents. This shows the impact of the
CET on the TFET characteristics and stresses the importance of aggressive EOT scaling for
TFETs, as it is emphasized also by device simulations, which show a dramatical improve-
ment of the current density with increasing κ.
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Chapter 6
Point and line tunneling in the
Si/SiGe hetero-structure TFET
6.1 Introduction
All the devices presented in the previous chapters were long channel devices, with a gate
length of a few micrometers. To investigate the impact of, e.g., the germanium concentra-
tion on Si1−xGex TFET performance, this approach was appropiate, since the theoretical
models we have used included no channel length dependence on the electrical character-
istics. Basically, the tunneling current is independent on the gate length Lg, in contrast
to the conventional MOSFET, where the on-current is proportional to 1/Lg, without tak-
ing short-channel effects into account. Nevertheless, we are interested in scaling down the
dimensions of the TFET. As it has been stated in the introduction, the major force of im-
proving computation technology was down-scaling the device dimension. Because TFETs
are expected to be integratable into CMOS technology, their electrical characterization im-
pacted by the device dimensions should be understood. Therefore, TFET hetero-structure
devices on Si/Si0.5Ge0.5 are fabricated with different channel lengths. For the step-like hetero-
structure devices shorter channel length also means less source-gate overlap. As a matter of
fact, we shall look into a gate length dependence of the TFET characteristics, which out-
runs the simple models. Also, we should study possible short-channel effects, which could
be different from the MOSFET. Due to its reserved p-i-n structure, drain induced barrier
lowering (DIBL) is reduced in the TFET. In this chapter we will also look into point and
line tunneling [97]. Point tunneling is the kind of tunneling we have discussed in this work
so far, it occurs at and p-i or n-i junction when the bands in the source and channel overlap
(Fig. 6.1(a)). If there is a (large) source-gate overlap due to the device architecture line
tunneling will occur (Fig. 6.1(b)): The bands within the semiconductor are pinned by the
source potential, however, due to the gate bias a strong band bending will occur at the
semiconductor interface and create a depletion layer. If the band bending is sufficiently large
carriers will tunnel within the semiconductor towards the gate.
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Figure 6.1: (a) Point tunneling shown at a p-i junction. Electrons tunnel from the
source into the channel. (b) If there is a large overlap of source and gate, line tunneling
will occur. Electrons will tunnel within the p-doped region towards the semiconductor-
oxide interface. In this case, also “conventional” point tunneling will occur, but it is
not shown in this sketch.
6.2 Comparison of long channel and short channel de-
vices
6.2.1 Process flow
When entering the sub-µm region, normal optical lithography is not feasable, because the
resolution of this technique is limited by the wavelength of the light. E-beam lithography
uses a focused electron beam instead of (visible) light for patterning. Instead of a quartz
mask that features a Cr pattern on its surface, the focused e-beam writes the pattern directly
into the resist. This not only allows a resolution in the nm-range, but also the alignment of
nm-size structures. The used e-beam lithography step consisted of:
1. HSQ is spinned on the pre-cleaned sample at 6000 U/min. This will result in an HSQ
thickness of about 100 nm.
2. The sample is baked subsequently at 150 °C and 220 °C for 2 min each. The HSQ is
now SiO2.
3. The HSQ on the sample is exposed to the focused electron beam, which writes the
pattern into the resist. Current and dose of the e-beam have to be calibrated before.
4. The exposed HSQ is developed in MF-CD-26 for 80 s. This removes the regions of the
resist which were not exposed to the e-beam.
5. After etching/implantation the HSQ is removed by 1 % hydrofluoric acid.
Although some process steps of the SC fabrication device are identical to that of the LC
device, we present the whole SC fabrication process here. It comprises of following steps:
88
6.2. COMPARISON OF LONG CHANNEL AND SHORT CHANNEL DEVICES
20 nm  Si
10 nm  Si0.5Ge0.5
~4 nm  Si
145 nm  SiO2
(a)
Si
SiO2
BF2
+
SiGe
(b)
Si
SiO2
pSiGe
(c)
SiO2
pSiGe
Si
~ 10 nm
(d)
50 nm TiN
SiO2
Si
pSiGe
3nm HfO2
(e)
SiO2
pSiGe
HfO2
TiN
Si
(f)
SiO2
A
s+
pSiGe
HfO2
TiN
Si
n+
Resist
(g)
SiO2
Al
pSiGe
HfO2
TiN
Si
n+
SiO2
(h)
Figure 6.2: Schematic sketching of the device fabrication process. (a) Initial structure
grown: 10 nm Si0.5Ge0.5 pseudomorphically grown on 20 nm Si by CVD. (b) implan-
tation of source with 2 × 1015 cm−2 BF+2 at 2 keV (c) Mesa etching by reactive ion
etching, to isolate the devices from each other. (d) Step etching to remove the SiGe
on the channel side. (e) Deposition of the gate stack: 3 nm HfO2 by ALD and 50 nm
TiN by CVD. (f) Gate formation by reactive ion etching. (g) Implantation of drain
(As+), followed by rapid thermal annealing for dopant activation. (h) Passivation of
the structure with PECVD-SiO2, formation of windows in the passivation layers and
formation of the terminal contacts by metallization (200 nm Al).
1. Growth of the Si0.5Ge0.5 layer (Fig. 6.2(a)). The SiGe layers were grown by chemical
vapor deposition (CVD) on commercially available 20 nm silicon-on-insulator (SOI)
substrate. The thickness of the buried oxide (BOX) was 145 nm. The SiGe layer was
capped with a 4 nm thin Si layer to prevent the layer underneath from oxidation.
2. Marker etching. Markers are etched into the substrate. This step is necessary for the
subsequent E-beam lithography. Since the structures are aligned automatically by a
remote controlled machine these markers are a guideway for the machine.
3. Mesa definition (Fig. 6.2(b)). A mesa structure is required to isolate the single tran-
sistors from each others. After defining the pads via standard optical lithography, the
Si/SiGe/Si layer stack was etched by an SF6/Ar plasma in a reactive ion etch machine
(RIE) down to the BOX. The remaining structures, which were protected by the resist,
define the mesa.
4. Source formation (Fig. 6.2(c)). The layers are implanted with a dose of 2× 1015 cm−2
of BF+2 at 2 keV, in order to form the p
+ SiGe source.
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5. Hetero structure step etch (Fig. 6.2(d)). An HSQ mask is defined via e-beam lithog-
raphy. The mask covers the drain region. The Si cap and the SiGe layer is etched by
ClAr plasma at low power (50W), because the selectivity between Si and SiGe is very
low. The plasma has to be stopped manually when the SiGe layer is etched away.
6. Deposition of the gate stack (Fig. 6.2(e)). The samples are cleaned using a standard-
RCA cleaning. The discription of RCA cleaning can be found in 3.2.1. After the
SC2 step the samples are immediately brought into the ALD for the deposition of
3 nm HfO2. The AVD is directly connected to the ALD, so that 50 nm of TiN can be
deposited without breaking vacuum.
7. Patterning of the gate (Fig. 6.2(f)). The gates are defined by e-beam lithography and
an Cl/Ar RIE plasma at 100 W. The selectivity is very high, since the etching rate of
Cl/Ar on TiN is significantly higher than on HfO2. Nevertheless, the high-κ layer is
roughened by the plasma. A short dip in diluted hydrofluoric acid (1 % HF) removes
the remnant HfO2.
8. Formation of the drain (Fig. 6.2(g)). The source is covered by a masked formed by
HSQ and e-beam lithography. The n region was defined by implantation of 1×1015 cm−2
As+ ions at 1 keV. An annealing was carried out at 650 °C for 1 min. This relatively
low temperature was chosen to prevent Ge interdiffusion and strain relaxation.
9. Metallization (Fig. 6.2(h)). The structure is passivated by PECVD SiO2 and the
contacts are metallized by 200 nm Al.
10. Forming gas annealing (optional). A N2/H2 forming gas annealing was carried out at
450 °C for 10 min to saturate HfO2/SiOx dangling bonds on the high-κ/SiO2 interface
with hydrogen. It also alloys the contact metal Al with the Si for a better contact
formation.
An SEM image of the gate region for a device with Lg = 100 nm is shown in Fig. 6.3(a).
The perimeter of the SiGe/Si hetero-structure interface which is overlapped by the gate is
indicated by a dotted red line (A and B). C indicates the location of the cross section for
the TEM image in 6.3(b). The TEM picture exhibits the gate structure at the step region,
where the tunneling at the hetero-junction is expected to take place.
6.2.2 Characterization and discussion
Transfer and output characteristics
The devices were characterized at room temperature before and after the forming gas anneal-
ing. The transfer characteristics after FGA for a long channel (LC) and a short channel (SC)
device are shown in Fig. 6.4(a). The gate lengths are Lg = 1000 nm and 100 nm, respectively.
Generally, the transfer currents in Fig. 6.4(a) are increased compared to a TFET hetero-
structure device that features an in-situ p-doped SiGe source which was shown in chapter
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Figure 6.3: (a)SEM picture of the gate finger. The length of the gate is 100 nm. The
gate overlaps source and channel by 50 nm each. The p-SiGe/i-Si junction which is
covered by the gate is indicated as red dotted line (A and B). C systematically shows
the cutting section of the TEM picture of the gate stack at the hetero-structure step
in (b). (b) TEM image of the gate stack within the step region. The image exhibits
an SiO2 layer between the HfO2 and the SiGe.
5. The reason of this that in case of the implanted source, the dopant distribution from
implantation also provides a significant number of dopants close to the surface, hence, the
access resistance is decreased. In contrast, the in-situ doped source device features an intrin-
sic cap layer which is not doped and thus causes a larger sheet resistance. Fig. 6.4(b) shows
the output characteristics of both the SC and the LC device. The currents for Lg = 100 nm
(Id,sat = 1.31 µA/µm at Vgs = 3 V) are improved by a factor of about two as compared to
Lg = 1000 nm (Id,sat = 0.69 µA/µm at Vgs = 3 V). Furthermore the device is switched on
earlier, i.e., it reaches saturation for smaller Vds. The difference is about 1 V. This is caused
by a decreased DIBT, which is characteristic for TFETs, and especially the hetero-structure
devices suffer from. On the other hand, for smaller Lg the gate-to-drain capacitance (Miller
capacitance) is decreased, which decreases the inversion layer when lowering the drain bias
[98, 99]. The slope of the SC device is slightly degraded compared to the LC device. In the
SC device, the Ioff is increased, due to a larger recombination current from the drift-diffusion
in both source and drain. When the bands of the channel are energetically placed in the
middle between source and drain, and a voltage bias is applied between source and drain,
electrons from the drain and holes from the source diffuse into the channel [100]. These
carriers can recombine via traps within the bandgap [31]. Consequently, the recombination
current for SC devices is higher due to a decreased SC resistance. The recombination cur-
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Figure 6.4: Electrical characterization of Long- and short-channel hetero-structure
devices, after 10 min forming gas annealing. (a) Transfer characteristics, the drain
voltage is Vds = 0.5..1.7 V. The short-channel device exhibit an increased on-current,
whereas the long-channel device shows a decreases off-current and a slightly improved
slope. (b) Output characteristics, the gate voltage is Vds = 2.25..3 V. The left and the
right y-axes are valid for the long- and the short-channel device, respectively. For the
short-channel device Ion is larger by a factor of approximately 2, and reduced DIBT.
rent is smaller in large band gap semiconductors. Second, the lower channel resistance leads
to an increased reverse current (increased ambipolar behavior), contributing to Ioff . Third,
gate-induced drain leakage, which is more prominent in SC devices also leads to an increased
Ioff [84].
As expected, the slope in Fig. 6.4(a) is degraded compared to the in-situ doped source
devices. In the previous chapter, we obtained a Λch of 5 nm for this type of structure and
assumed Λdop = 0, because the source was in-situ doped. Now, in case of an implanted
source we must contribute this to a term with a larger Λdop > 0. As a matter of fact, the im-
plantation depth leads to a severely increased Λdop, as can be shown by Stopping and Range
of Ions in Matter (SRIM) simulations [101]. If we assume a relatively small Λdop = 4 nm,
then this yields almost a double natural length Λ.
6.2.3 Point and line tunneling in the Si/SiGe TFETs
In this subsection, we will look at the gate lengths dependence of the electrical characteristics
more closely. Fig. 6.5(a) and 6.5(b) show Ion vs. Lg after 1 min and 10 min forming gas
annealing (FGA), respectively. The currents have been normalized by the effective gate width
Lg + Wg (which is also called hetero-structure perimeter). In Fig. 6.6(a) the gate region is
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sketched systematically. The heterojunction overlapped is dotted in red, also according to
6.3(a). The section parallel to the gate finger is indicated as “A”, whose size is the gate width
Wg. The lateral section “B” in Fig. 6.6(a) is the size of the gate-source overlap Loverlap. We
assume that the e-beam alignment is sufficiently accurate, so that Loverlap = Lg/2. There
are two lateral overlap regions on each side of the mesa structure, so the total size of the
hetero-junction overlap region is Lg +Wg. In fig. 6.5 we observe two different effects. First,
for the long channel (LC) devices (Lg ≥ 600 nm) Ion increases with the gate length. Second,
for the short-channel (SC) devices (Lg ≤ 200 nm) the current is significantly increasing after
10 min FGA, even exceeding the currents for the LC devices.
(a) (b)
Figure 6.5: Ion vs. Lg after 1 min (a) and 10 min (b) FGA. For LC devices (Lg ≥
600 nm) the currents are slightly increasing with the gate length. Displayed are only
devices within the interval of the median absolute deviation.
When appliying a gate voltage, within this region point tunneling is present. This type of
tunneling was discussed throughout this work in the previous chapters. In the case of the
hetero-structure, point tunneling means electron tunneling from the p-SiGe source into the
intrinsic Si channel. So we would expect that with the increase of the perimeter Wg +Lg the
size of the tunneling region increases and thus the total tunneling current would increase.
Fig. 6.5 shows the on-current Ion as a function of Lg, where Ion is normalized by the the
hetero-structure perimeter Wg + Lg. However, even after normalization there is a positive
correlation1 between gate length and current. This shows there is a second type of tunneling:
electrons tunnel from the source towards the surface of the heavily doped SiGe. This type of
tunneling is called line tunneling. Line tunneling occurs within the source-gate overlap area
of the size Wg · Lg/2. This also explains a linear increase of the line tunneling.
1The values displayed are for two channel orientations, [100] and [110]. The impact of the channel
orientation is discussed in the later section 6.2.4.
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Figure 6.6: (a) Schematic sketch of the device structure. The region where point
tunneling occurs is displayed as dotted line (A and B). The size of the tunneling region
is the effective gate width Wg + Lg. C determines the cross section placement in (b).
(b) Cross section of (a). Beneath the gate an inversion layer is formed at the surface
of the pSiGe, which enables line tunneling of electrons towards the surface.
The situation is different after forming gas annealing, shown in Fig. 6.5(a) and 6.5(b). The
devices with a gate length of Lg = 100 and 200 nm show a significantly increased output
current.
(a) (b)
Figure 6.7: S vs. Lg, after 1 min (a) and 10 min (b) FGA. Displayed are only values
within the interval of the median absolute deviation).
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The role of forming gas annealing and channel resistance
FGA is carried out to improve the quality of the gate oxide. Enhancing the performance
by improving the gate oxide is a major issue in todays semiconductor industry, especially
in connection with the research of novel high-κ materials [102, 103]. During deposition
of the high-κ, (which is mostly HfO2 throughout this work), the oxygen atoms will react
with the surface atoms and a chemical bond is established. This also includes breaking up
existing chemical bonds between the semiconductor and adjacent atoms, and the bonds are
re-established with the oxygen radicals from the deposition gas. In the end, there exist some
bonds either from the semiconductor or the gate oxide that have found no bonding partner.
These are called dangling bonds, and also exist within the (amorphous) semiconductor. If an
external field is applied, dangling bonds at the interface can function as traps for electrons.
These interface traps are quantified by their density level Dit. Interface traps exist at the
semiconductor/oxide interface, as well as in the oxide/metal interface. Furthermore, dangling
bonds in the body of the oxide can alter the electric field. Consequently, the existence of
traps and charges in the oxide can massively degrade the oxide quality, i.e., decrease gate
control and lead to poor switching behavior. To reduce this effect, forming gas annealing
is carried out. At a temperature of 450 °C the devices are exposed to a N2-H2 atmosphere.
The hydrogen can dissociate and the H atoms can saturate existing dangling bonds, hence
the quality of the gate oxide is improved, due to reduced Dit. For shorter gate lengths the
forming gas annealing is much more effective due to the lateral diffusion. Although the
hydrogen diffusion in Si is known to be very fast, this does not apply for charges within the
oxide body and the oxide-metal interface [104]. We believe that the Dit charges are negative,
due to an observed shift after FGA of the transfer curves towards smaller voltages. Because
the positive dopant concentration NA is much greater than the negative interface changes
Dit, these are neutralized by the positive dopants. This means the forming gas has only a
minor impact on line tunneling, compared to point tunneling. This also explains why there
is virtually no increase of current visible for the long channel devices with Lg = 600 and
1000 nm. The situation is slightly different for the values of the subthreshold slope S, which
is impacted by the Dit even more significantly than the Ion, due to the effect of interface
traps on the gate capacity. Also for S, the impact of FGA on SC devices is greater than
on LC devices. Generally, we observe that the improvement of Ion and S on SC devices is
more significant than for LC devices. We contribute this effect to the lateral diffusion of
the forming gas. In LC devices, not all dangling bonds and interface trap charges can be
neutralized.
6.2.4 The role of the channel direction
The Fig. 6.5 and 6.7 show our results for the on-current and the subthreshold slope also
in dependence on the channel orientations of [100] and [110]. From these figures we may
conclude that tunneling in [100] and [110] are equivalent in the hetero-structure device. On
the other hand, it is expected that the tunneling probability is affected by the effective mass
and the bandgap, according to the WKB approximation of Eq. 2.11. Since the effective
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mass is calculated from the three-dimensional dispersion relation E(kx, ky, kz) it depends on
the crystal direction. Subsequently, the question arises whether the tunneling current will
change with different crystal direction, which are chosen by the channel orientation. On the
TFET device layout that was used in this section, two channel orientations were given: the
[100] and the [110] direction, which are significant for point tunneling. Line tunneling in the
[001] should not be affected by this. However, the TEM-picture in Fig.6.3(b) exhibits a more
vertical-like structure at the step region where we expect the major amount of tunneling.
Hence, one would expect that the tunneling direction is more likely to be perpendicular to
the Si-SiGe interface (that would be the z-direction [001], out of plane,) than parallel to
it. Contrarily to that, due to compressively biaxial strain of the SiGe, the bandgap in the
z-direction is larger than in the in-plane directions [100] and [010]. This complicates the
question of the preferred tunneling direction. In fact, in more advanced tunneling models
one has to consider a non-linear tunneling path that is placed within a two-dimensional plane.
We follow the semi-classical approach by Fischetti et al. [105]. The electron wave function
does exist in the bandgap, but the wave number k is imaginary. A planar wave with the
phase exp(−ik · r) is exponentially dampened within the forbidden zone. As it is in classical
mechanics, we assume that the electron takes that path of minimum action, according to the
Hamiltonian principle
δ
∫ t1
t0
L(t)dt ≡ 0, (6.1)
where L(t) is the time-dependent Lagrance function and
∫
Ldt is the action integral. We
translate the time-dependent problem into a space-dependent problem. The quantum me-
chanical expansion gives a transmission probability which is calculated by the Feynman
integral [105]:
〈C, in|V, out〉 ∝
∑
P exp
(
−i
∫ r1
r0
kdr
)
, (6.2)
where 〈C, in| is the state of electron in the valence band as it “enters” the tunnel barrier
and |V, out〉 is its state in the conduction band as it “exits” the barrier. ∫ kdr is the action
integral that has to satisfy the condition in Eq. 6.1. In some cases, like in Si and SiGe, the
dispersion relation within the band gap along the direction i can be approximately parabolic
(see Fig. 6.9) [105], when i is the [100] direction):
ki =
√
2mjkEg,i, (6.3)
where mjk is the tunneling mass, depending on the directions j and k, and Eg,i is the
bandgap for the direction i. E.g. in a strained material, the bandgap can be depending on
the direction. The triangular approximation for r would give the well-known formula for the
WKB approximation.
So, in contrast to classical mechanics, where the particle always takes the path of minimum
action, also quantum fluctuations of the order of ~ are taken into account, i.e., paths that
differ from the“classical”path. The paths are weightened by the phase factor P and summed
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Figure 6.8: Sketch of the electron tunneling trajectory. Some possible paths are
indicated by a dashed curve. The actual trajectory is indicated as solid curve, and
is not necessarily the shortest connection between the entering end the exiting point.
The orientation of the displayed plane is arbitrary in this sketch.
up. According to this semi-classical interpretation of the electron the trajectory can be
calculated from the path-integral in 6.2 and the dispersion relation, which is given exemplary
for Si in [100] direction in Fig. 6.9.
Figure 6.9: Complex dispersion relation for Si. Within the bandgap k is imaginary.
Note that the dispersion relation for holes and electrons are intersect for imaginary k.
x-axis is [100] direction. Extracted from [105]
Fig. 6.9 shows exemplary the complex dispersion relation for Si in [100] direction. The de-
vices were processed with two different channel directions: [100] and [110]. So, consequently
the plane where the tunneling path occurs is either the plane that is spanned by the [100]
and the [001] direction or the plane spanned by the [110] and the [001] direction. Note that
the simulation calculates the B2B tunneling rate directly from the Kane’s model (see section
3.3.1), and that the tunneling direction directly enters the Kane’s parameters in Eq. 3.2.
For Si0.5Ge0.5, B is equal in [100] and [110] direction, but A differs by a factor of approx 2
[75]. Still, one has to remember, that in the Kane’s model the tunneling process is an instant
procedure: tunneling is given by a probability for each direction, while the dispersion relation
within the bandgap is not taken into account. However, in the next section we will see from
97
CHAPTER 6. POINT AND LINE TUNNELING IN THE SI/SIGE
HETERO-STRUCTURE TFET
simulated hole and electron tunneling rates, that even if one assumes that the tunneling path
is along a straight line, the direction of tunneling is rather horizontal than vertical, and close
to the SiGe/Si interface it is diagonal. Consequently, if we assume that the tunneling path
is chosen according to Eq. 6.2 we conclude that the tunneling direction is chosen in a way
that minimizes the action. By this means the impact of the channel direction is ruled-out or
at least minimized in a bulk or 2D-device. The situation might be different in a 1D device,
like a nanowire, where the electron is actually forced to take the given direction.
6.3 Device simulations
6.3.1 Point and line tunneling in simulated devices
pSiGe
iSi
Gate
nSi
pSiGe
iSi Gate nSi
pSiGe
iSi
Gate
nSi
Vs Vg
Vg
Vd
Vs
Vs
Vg Vd
Vd
(i)
(ii)
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Lg/2 Lg/2
20 nm
10 nm
10 nm
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de
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Figure 6.10: (a) Schematic device structure for simulation: (i) full gate, (ii) point
tunneling only, (iii) line tunneling only. In the case of (iii) the drain was moved towards
the tunneling region to reduce the intrinsic channel resistance. Transfer curve of a
simulated device with Si cap, tox = 3 nm. Vds = 0.5 V, for a full gate (black solid), for
point (blue dotted) and line tunneling (red dashed curve) separated. The gate-length
was reduced to Lg = 40 nm.
To further discuss line and point tunneling, semiclassical device simulations were carried
out with the SENTAURUS TCAD tool. For the simulation we choose a non-local band-
to-band tunneling model, Fermi statistics and SRH recombination. The parameters for the
simulation are listed in tables 5.3 and 5.4 in chapter 5.
The geometry of the simulated structure was chosen to match the actual device structure
as depicted in 6.3(b). The device dimensions can be found in Fig. 6.10(a). We set up
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three device simulations, to seperate line from point tunneling. The first simulation (Fig.
6.10(a)(i)) includes a full gate with the gate length Lg, which overlaps both the source and
the intrinsic channel. The size of each overlap is Lg/2, respectively. In the second simulation
(Fig. 6.10(a)(ii)) the gate only covers the intrinsic channel. Only line tunneling is expected
in this device. In the third simulation (Fig. 6.10(a)(iii)) the gate only overlaps the source. To
minimize the impact of the intrinsic channel resistance, the drain is placed nearby the channel
very close to the gate. In this structure only line tunneling is expected to occur. Fig. 6.10(b)
depicts the transfer characteristics for Vds = 0.5 V. The point tunneling current (blue dotted
curve) is turned on for smaller Vgs in comparison to the line tunneling current (red dashed
curve), hence the subthreshold regime is dominated by point tunneling for the full-gate device
(black solid curve), whose subthreshold slope averaged over 5 decades is S = 51 mV/dec. The
subthreshold regime is dominated by point tunneling, whereas the saturation regime by line
tunneling. The line tunneling-only device, however, exhibits a superior slope, compared to
the point tunneling-only device. On the other hand, the on-current of the line-only tunneling
is lower than that of the full-gate device, due to the presence of an intrinsic Si gap, which
adds a large resistance to the device. Varying the gap size impacts the channel resistance.
We choose a gap size of 10 nm to keep the line tunneling-only device comparable to the other
devices.
Figure 6.11: (a) Electron and (b) hole tunneling rate distribution of the device at
Vgs = 0.25 V and Vds = 0.5 V. Only point tunneling is present. (c) shows the band
diagram for the dotted line in (a) and (b). The diagonal cross section was chosen,
because along this line the major amount of tunneling is located.
The figures 6.11, 6.12 and 6.13 depict the electron and hole band to band generation rates for
the Si0.5Ge0.5 hetero-structure TFET, for increasing gate bias. For Vgs = 0.25 V (Fig. 6.11)
only point band-to-band tunneling is present in the device, where carriers at the hetero-
junction tunnel from the valence band of the SiGe into the conduction band of the Si.
For Vgs = 0.5 V (Fig. 6.12 (a)) line tunneling starts at the “right upper corner” of the
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Figure 6.12: Electron (upper row) and hole (bottom row) tunneling rate distribution
of the device at (a) Vgs = 0.5 V, (b) 1.0 V and (c) 1.5 V. Drain bias is Vds = 0.5 V for all.
Line tunneling starts at the “corner” of the gate. For increasing gate bias line tunneling
is located all under the gate. For larger voltages the hot spot is shifted towars the gate
edge due to the fringing fields. Note that the scale of the false colors is changed for
every bias condition.
Figure 6.13: (a) Electron and (b) hole tunneling rate distribution of the device at
Vgs = 2.0 V and Vds = 0.5 V. There is a line tunneling hotspot beneath the gate edge
on the left side of the structure (x = −20 nm), due to the fringing field. (c) shows the
band diagram for the dotted line in (a) and (b).
heterojunction, because at this location the band-bending is largest. When the gate bias
is increased to Vgs = 1.0 and 1.5 V, respectively (Fig 6.12 (b) and (c) respectively), the
size of the line tunneling region grows all across the the semiconductor-oxide interface. This
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Figure 6.14: (a) Transfer characteristics for the HS device with different gate lengths
(left y-axis is logarithmic, right y-axis is linear). For increasing Lg the saturation
current starts to grow, as the line tunneling area increases. (b) Ion vs. Lg; for larger
Lg the increase of Ion attenuates due to the inhomogeneous field distribution beneath
the gate.
explains the presence of a“second slope” for that voltage interval between Vgs = 0.5 and 1.0 V
in the transfer characteristics (Fig. 6.10(b)). For large Vgs = 2.0 V (Fig. 6.13) the hot spot
of line tunneling is shifted towards the gate edge, because at this location the fringing field
starts to bend the bands more than anywhere else in the hetero-structure. The simulation
results suggest that for larger voltages line tunneling dominates the on-current of the TFET.
As it was assumed in the experimental device (Fig. 6.3), in the simulated device the size of
source-gate and channel-gate overlap is Lg/2. Also in the simulation the on-current Ion is
increasing with the gate length Lg, and thus with increasing source-gate overlap.
6.3.2 Simulation of a proposed device
According to Vandenberghe [106], increasing the amount of line tunneling and decreasing or
suppressing point tunneling will lead to an improved subthreshold slope. As one can see in
Fig. 6.10(b), the slope of the line-tunnel-only device is much smaller than that of the point-
tunnel-only device. But the subthreshols regime is dominated by point tunneling, so the
small slope of line tunneling is ruled out. Kao et al. suggested a pocket-like structure with
counter-doped pockets between source and oxide, to maximize line tunneling [107]. To adopt
Kao’s suggested structure for our purposes, the hetero-structure which is presented in this
work would profit from a thin n-doped Si cap on the p+Si0.5Ge0.5 layer. The cap thickness
must be chosen very carefully. A cap which is too thick would screen the SiGe from the
gate potential and increase the natural length Λ drastically. On the other hand, if the cap is
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Figure 6.15: Proposal for an enhanced device. The SiGe is overgrown with a thin Si
cap, which promotes line tunneling at a hetero-structure inferface (solid arrows). Point
tunneling plays a minor role only (dotted arrow). The simulated structure features the
same dimension as in Fig. 6.10(a), except the present structure features a 2 nm Si cap.
too thin, one would expect quantization effects which effectively would give an unfavourable
band-shift. To promote line tunneling, we add an n-doped (ND = 2 × 1019 cm−3) Si cap to
the structure (see Fig 6.15). The experimental realization would require epitaxial overgrowth
of the structure after the step etching. The architecture of the device is idealized, i.e. the
n+Si cap covers the SiGe only, while the channel is not covered. A small misalignment of
the nSi cap that would lead to an overlap of the n+Si cap and the iSi body, however, the
amount of line tunneling from the iSi to the nSi is expected to be neglectable. On the
other hand, if the SiGe was not fully covered by the cap, the overlap region and thus the
amount of line tunneling would be minimally decreased (layer thickness small in comparison
to gate length). So it is justified to assume the idealized structure in 6.15. Using the same
simulation parameters we already chose prior in this section, the resulting transfer curve of
the simulated device is depicted in Fig. 6.16(a). The amount of point tunneling is reduced
further, and due to the cap, which screens the gate voltage, the minimum point slope of the
line tunneling current is improved. To undo this degradation we suggest p-SiGe nanowires
with an overgrown n-Si cap (“core-shell” nanowires, e.g. [108–110]), which exhibit a superior
Λ.
For the same current interval as the device without Si cap, the slope—averaged over five
orders of magnitude of current— is S = 39 mV/dec, compared to S = 51 mV/dec. However,
the on-current Ion is decreased due to the fact that the presence of the Cap partially screens
the gate potential and thus lowers the gate control. Also, the inclusion of the n-Si cap leads
to a shift of the onset voltage, this is also observed for Kao’s device, who states that “the
conduction band at the semiconductor-oxide interface is energetically closer to the valence
band edge deep in the source region, from where tunneling starts”[107] compared to the TFET
without Si cap. Also, as observed by [107], we observe a further shift of the transfer curve to
the negative voltages for increasing dopant concentration of the cap. For ND = 1×1020 cm−3
also the average slope can slightly be improved to S = 34 mV/dec.
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Figure 6.16: (a) Transfer curve of a simulated device with a 2 nm n-doped (ND =
2 × 1019 cm−3) Si cap at Vds = 0.5 V, for a full gate (solid black), and for point (blue
dotted) and line (red dashed curve) tunneling separated. (b) transfer curves for n-Si
capped devices with the same parameters in (a), except ND is varied.
6.4 Summary
To study the scalability of the tunneling devices, we hetero-structure TFETs were fabricated
and analyzed with an p-implanted strained Si0.5Ge0.5 as source, an intrinsic Si channel and an
n-doped Si drain. The gate length varied from Lg = 100 nm to 1500 nm. Devices with shorter
gate lengths show an improved Ion compared to long-channel devices. This is explained by a
greater impact of FGA on SC devices, furthermore, LC devices exhibit an increased channel
resistance which degrades Ion as well. However, due to an increased Ioff for SC devices
their subthreshold slope is slightly degraded. We contribute the higher Ioff to enhanced
recombination via traps, larger reverse-side tunneling current on the drain. On the other
hand, in the output the SC devices exhibit a reduced DIBT behavior due to a decreased Miller
capacitance, making them more suitable for switching. Normalization of Ion by the hetero-
structure perimeter Wg +Lg exhibits that for LC devices Ion is increasing with increasing Lg,
exhibiting the presence of line tunneling within the SiGe source, due to the large gate-source
overlap. The comparison of Ion between short and long time FGA shows that line tunneling
is less impacted by FGA than point tunneling.
The channel orientation does not impact the electrical perfomance significantly, confirming
that the tunneling path is chosen by the principal of minimum action and supporting the
semi-classical approach, where the electron is supposed to feature an imaginary wave number
within the bandgap, and the path of the carrier is described by a trajectory within the
tunneling region.
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Semiclassical device simulations exhibit the presence of both point tunneling at the SiGe/Si
heterojunction and line tunneling within the SiGe towards the oxide-semiconductor interface.
The simulations also proves that for increasing Lg, the on-current increased, due to an
increases amount of line tunneing. By suppressing point tunneling, we have observed that
line tunneling leads to an improved subthreshold slope. However, in the full-gate device
the subthreshold regime is dominated by point tunneling. To gain an advantage of the
improved slope for line tunneling, we suggest to overgrow the SiGe source by a n+Si cap.
The simulations show that for devices with a highly n-doped Si cap layer the subthreshold
regime is dominated by line tunneling. The average slope then is improved from 51 mV/dec
(no cap) to 34 mV/dec (2 nm Cap with a doping concentration of ND = 1 × 1020 cm−3).
However, due to the partially screened gate potential the on-current is degraded in capped
devices. For further improvement we suggest to fabricate a core-shell nanowire, which also
is supposed to feature a greatly enhanced gate control for a further.
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Conclusions and outlook
In this work, the fabrication and characterization of band-to-band tunneling field-effect tran-
sistors (TFETs) were studied. The goal was to examine the potential of this device con-
cept as a replacement of the conventional metal-oxide-semiconductor FET (MOSFETs) for
ultralow-power applications, due to the possibility of the inverse subthreshold slope S of
the TFET to break the 60 mV/dec limit, which is the physical limit for the MOSFET at
room temperature. Steeper slopes would enable faster switching and lead to reduced power
consumption, which is highly desired in today’s semiconductor industry. The fabrication
procedures were designed to be compatible to the Si-based CMOS technology, to establish a
process that would be suitable for device mass production. The design of the TFET archi-
tecture mainly focused on maximizing the tunneling current, besides minimizing the slope,
since the on-currents Ion of TFETs in the literature [10, 15] are significantly lower than
those of CMOS devices. The WKB approximation (Eq. 2.11), which gives the tunneling
probability at the tunnel junction, shows that materials with small bandgap Eg and small
effective carrier masses m∗ lead to increased tunneling. The approximation also shows that
the natural length Λ = Λch + Λdop has to be minimized. Λch represents the electrostatic gate
control, whereas Λdop is the junction depth given by the dopants. In order to maximize the
tunneling probability, strained Si1−xGex was employed as a semiconductor for the TFET,
because first it shows a decrease of both Eg and m
∗ for increasing Ge concentration x, and
second, it is compatible to the CMOS technology. Also, high-κ materials were chosen as gate
oxide, to optimize the gate control and to minimize Λ.
The impact of x and strain relaxation on the performance on a planar Si1−xGex TFET was
studied. As expected, the planar Si0.5Ge0.5 TFET exhibited a better performance than the
Si0.65Ge0.35 device. Simulations indicate that both indirect and direct tunnelling occurs in
the Si1−xGex devices. Experiments show that the indirect tunneling is decreased at lower
temperatures, whereas direct tunneling is unaffected. At low temperatures the number of
phonons is decreased, which are necessary for indirect tunneling incidents. Also planar
Si1−xGex TFET devices with a high Ge concentration x = 0.65 were studied. However, the
Si0.35Ge0.65 device showed a degraded performance compared to those on Si0.5Ge0.5, caused
by strain relaxation of the SiGe layer. The relaxation was induced by exceeding the critical
thickness of the Si0.35Ge0.65 layers during epitaxial growth.
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CHAPTER 7. CONCLUSIONS AND OUTLOOK
The study of the planar Si1−xGex TFET showed that there is a significant drawback to be
dealt with. In the transfer characteristics an ambipolar behavior is observed, caused by the
TFET p-i-n diode structure. This enables tunneling on both, the p-i (n-TFET) and n-i-
junction (p-TFET). Ambipolar behavior makes devices less suitable for logical switching.
To address this problem Si0.5Ge0.5 TFETs were fabricated with asymmetrically doped p-
and n-junctions, achieved by the variation of the implantation doses of BF+2 and As
+. For
example, to suppress the ambipolar behavior in an n-TFET the BF+2 implantation dose of
three TFETs was set to 1× 1015 cm−2, and the As+ to 1× 1015, 1× 1014 and 1× 1013 cm−2,
respectively. For decreasing the As concentration tunneling on the n-i junction was reduced,
and hence the ambipolar behavior was decreased, as desired. However, also the forward
current (tunneling at the p-i junction) decreased as well, although the B concentration was
kept constant. An analogous behavior was observed for p-TFET devices, where the As dose
was kept constant and the B dose was decreased. The problem of the decreased on-current is
attributed to an increased source/drain resistance, and a Schottky barrier that is present if
the concentration on the contact site was too low. This problem can be lifted by silicidation
of the contacts.
To obtain a tunneling device with optimized tunnel junction and reduced ambipolar behavior,
a SiGe/Si hetero-junction was introduced device with in-situ p-doped Si0.5Ge0.5 source, in-
trinsic Si channel and n-implanted Si drain. Besides the fact that Si0.5Ge0.5 features a smaller
bandgap than Si (see above), there is also a positive valence band offset between SiGe and
Si, which improves the tunneling probability within this junction. Hetero-structure TFET
devices were fabricated from an in-situ doped SiGe layer grown pseudomorphically on [100]
Si. These devices showed a very good subtreshold slope up to S = 65 mV/dec, with an ap-
plied backgate voltage. A backgate voltage effectively makes the planar device a double-gate
structure with improved electrostatic gate control. To study the impact of the electrostatic
control on the hetero-structure TFET, the forementioned structures were fabricated and an-
alyzed with different oxides and oxide thicknesses. Variation of the capacitance equivalent
thickness (CET) of the hetero-structure device showed the importance a thin oxide with
a high dielectric constant for optimal gate control. Devices with thick Al2O3 (large CET)
showed a severely decreased electrical perfomance compared to those with thin HfO2 (small
CET).
Long- and short-channel TFETs were fabricated with a boron implanted Si0.5Ge0.5 source,
intrinsic channel and arsenic implanted drain. The gate lengths Lg varied from 100 nm
(short channel, SC) to 1500 nm (long channel, LC). On the one hand, for the SC devices
a significant increase of the currents was observed, due to a greater impact of the forming
gas annealing on the oxide at the hetero-junction. On the other hand, for the LC devices a
positive correlation between Ion and gate length Lg was observed. This was contributed to
the increased source-gate overlap for increasing Lg, which yielded into a larger area for line-
tunneling. This was confirmed by TCAD simulations, where line and point tunneling were
simulated separately. These simulations also revealed that the slope of a hetero-structure
device is steeper, if the subthreshold regime is dominated by line tunneling. To enhance
the line tunneling effect a device that included a thin n-Si cap was simulated which covered
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the SiGe source. This proposed device showed an improved slope compared to the devices
without cap.
For further improvement it is necessary to achieve an EOT (EOT∝CET) of below 1 nm
for the gate oxide. Further Λ downscaling is mandatory. For example, the use of double-
gated, tri-gated or gate-all-around structures, such as nanowires, is advisable. For a planar
Si0.5Ge0.5 device (κsc = 14) with a body thickness of 10 nm and 3 nm HfO2 gate dielectric
(κsc = 22) the natural length yields Λplanar,ch = 4.4 nm, according to Eq. 2.13. On the other
hand, Λch of a gate-all-around nanowire is given by ΛNW =
√
κscd2sc/(8κox) · ln(1 + 2dox/dsc)
[31], which yields for the same given parameters ΛNW = 1.9 nm. Because Λ impacts the
exponential argument linearly in Eq. 2.11, a significant increase of the tunneling current in
nanowires is expected.
On the other hand, the choice of the material is significant. Pure Ge as channel material
is promising, due to its small direct and indirect bandgap. However, the use of a hetero-
structure is indispensable, due to the fact that with dramatically increasing on-current also
the off-current is increasing which can degrade the slope significantly.
107

Bibliography
[1] G. E. Moore, “Cramming more components onto integrated circuits,” Electronics,
vol. 38, no. 8, pp. 1–4, 1965.
[2] G. E. Moore, “PROGRESS IN DIGITAL INTEGRATED,” Electron Devices Meeting,
1975 International, pp. 11–13, 1975.
[3] G. Moore, “No exponential is forever: but ”Forever” can be delayed! [semiconductor
industry],” in 2003 IEEE International Solid-State Circuits Conference, 2003. Digest
of Technical Papers. ISSCC., vol. 1, pp. 20–23, IEEE, 2003.
[4] W.-c. Feng, “Making a Case for Efficient Supercomputing,” Queue, vol. 1, no. 7, p. 45,
2003.
[5] P. Packan, “Short course iedm,” 2007.
[6] M. Heyns and W. Tsai, “Ultimate scaling of CMOS logic devices with Ge and III-V
materials,” MRS Bulletin, vol. 34, no. July, 2009.
[7] F. Xia, D. B. Farmer, Y.-M. Lin, and P. Avouris, “Graphene field-effect transistors
with high on/off current ratio and large transport band gap at room temperature.,”
Nano letters, vol. 10, pp. 715–8, Feb. 2010.
[8] G. D. Wilk, R. M. Wallace, and J. M. Anthony, “High-κ gate dielectrics: Current
status and materials properties considerations,” Journal of Applied Physics, vol. 89,
no. 10, p. 5243, 2001.
[9] Y. Taur, Modern VLSI Devices. second ed., 2009.
[10] A. M. Ionescu and H. Riel, “Tunnel field-effect transistors as energy-efficient electronic
switches.,” Nature, vol. 479, pp. 329–37, Nov. 2011.
[11] L. Esaki, “New Phenomenon in Narrow Germanium p-n Junctions,” Physical Review,
vol. 109, pp. 603–604, Jan. 1958.
[12] S. Banerjee, W. Richardson, J. Coleman, and A. Chatterjee, “A new three-terminal
tunnel device,” IEEE Electron Device Letters, vol. 8, pp. 347–349, Aug. 1987.
109
BIBLIOGRAPHY
[13] E. Takeda, H. Matsuoka, Y. Igura, and S. Asai, “A band to band tunneling MOS
device (B/sup 2/T-MOSFET)-a kind of ’Si quantum device’,” in Technical Digest.,
International Electron Devices Meeting, pp. 402–405, IEEE, 1988.
[14] J. Appenzeller, Y.-M. Lin, J. Knoch, and P. Avouris, “Band-to-Band Tunneling in
Carbon Nanotube Field-Effect Transistors,” Physical Review Letters, vol. 93, pp. 1–4,
Nov. 2004.
[15] A. C. Seabaugh and Q. Zhang, “Low-Voltage Tunnel Transistors for Beyond CMOS
Logic,” Proceedings of the IEEE, vol. 98, pp. 2095–2110, Dec. 2010.
[16] J. E. Lilienfeld, “Method and apparatus for controlling electric currents,” 1930.
[17] R. A. Henle, I. T. Ho, W. S. Johnson, W. D. Pricer, S. Member, and J. L. Walsh, “The
Application of Transistor Technology to Computers,” IEEE Transactions on Comput-
ers, vol. C-25, pp. 1289–1303, Dec. 1976.
[18] D. Kahng, “A historical perspective on the development of MOS transistors and related
devices,” IEEE Transactions on Electron Devices, vol. 23, pp. 655–657, July 1976.
[19] S. Datta, “Exclusion principle and the Landauer-Bu¨ttiker formalism,” Physical Review
B, vol. 45, pp. 1347–1362, Jan. 1992.
[20] S. Datta, Quantum Transport: Atom to Transistor. Cambridge: Cambridge University
Press, 2005.
[21] T. Nirschl, W. Hansch, and D. Schmitt-Landsiedel, “The tunnelling field effect tran-
sistors (TFET): the temperature dependence, the simulation model, and its applica-
tion,” in 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat.
No.04CH37512), pp. III–713–16, IEEE, 2004.
[22] K. K. Bhuwalka, S. Sedlmaier, A. Ludsteck, C. Tolksdorf, J. Schulze, and I. Eisele,“Ver-
tical Tunnel Field-Effect Transistor,” IEEE Transactions on Electron Devices, vol. 51,
pp. 279–282, Feb. 2004.
[23] S. Sze and K. Ng, Physics of semiconductor devices. third ed., 2007.
[24] J.-P. Colinge, “Multiple-gate SOI MOSFETs,” Solid-State Electronics, vol. 48, pp. 897–
905, June 2004.
[25] R.-H. Yan, A. Ourmazd, and K. Lee, “Scaling the Si MOSFET: from bulk to SOI to
bulk,” IEEE Transactions on Electron Devices, vol. 39, pp. 1704–1710, July 1992.
[26] J. Knoch, M. T. Bjork, H. Riel, H. Schmid, and W. Riess, “One-Dimensional Nano-
electronic Devices - Towards the Quantum Capacitance Limit,” 2008 Device Research
Conference, pp. 173–176, June 2008.
110
BIBLIOGRAPHY
[27] T. Krishnamohan, D. Kim, S. Raghunathan, and K. C. Saraswat, “Double-Gate
Strained-Ge Heterostructure Tunneling FET (TFET) With record high drive currents
and <60mV/dec subthreshold slope,” in 2008 IEEE International Electron Devices
Meeting, vol. 67, pp. 1–3, IEEE, Dec. 2008.
[28] S. Mookerjea, D. Mohata, R. Krishnan, J. Singh, A. Vallett, A. Ali, T. Mayer,
V. Narayanan, D. Schlom, A. Liu, and S. Datta, “Experimental demonstration of
100nm channel length In0.53Ga0.47As-based vertical inter-band tunnel field effect tran-
sistors (TFETs) for ultra low-power logic and SRAM applications,” in 2009 IEEE
International Electron Devices Meeting (IEDM), pp. 1–3, IEEE, Dec. 2009.
[29] H. Zhao, Y. Chen, Y. Wang, F. Zhou, F. Xue, and J. Lee, “InGaAs Tunneling Field-
Effect-Transistors With Atomic-Layer-Deposited Gate Oxides,” IEEE Transactions on
Electron Devices, vol. 58, pp. 2990–2995, Sept. 2011.
[30] M. Luisier and G. Klimeck, “Performance comparisons of tunneling field-effect transis-
tors made of InSb, Carbon, and GaSb-InAs broken gap heterostructures,” 2009 IEEE
International Electron Devices Meeting (IEDM), pp. 1–4, Dec. 2009.
[31] C. Sandow, MODELING, FABRICATION AND CHARACTERIZATION OF SILI-
CON TUNNEL FIELD-EFFECT TRANSISTORS. PhD thesis, 2010.
[32] K. Boucart, “Double-gate tunnel FET with high-κ gate dielectric,” Electron Devices,
IEEE Transactions, vol. 54, no. 7, pp. 1725–1733, 2007.
[33] J. T. Smith, C. Sandow, S. Das, R. A. Minamisawa, S. Mantl, and J. Appenzeller,
“Silicon Nanowire Tunneling Field-Effect Transistor Arrays: Improving Subthreshold
Performance Using Excimer Laser Annealing,” IEEE Transactions on Electron Devices,
vol. 58, pp. 1822–1829, July 2011.
[34] Y. Lu, A. Seabaugh, P. Fay, S. J. Koester, S. E. Laux, W. Haensch, and S. O. Koswatta,
“Geometry dependent tunnel FET performance - dilemma of electrostatics vs. quantum
confinement,” in 68th Device Research Conference, pp. 17–18, IEEE, June 2010.
[35] O. M. Nayfeh, J. L. Hoyt, and D. Antoniadis, “Strained- SiGe/Si Band-to-Band Tun-
neling Transistors: Impact of Tunnel-Junction Germanium Composition and Doping
Concentration on Switching Behavior,” IEEE Transactions on Electron Devices, vol. 56,
pp. 2264–2269, Oct. 2009.
[36] H. G. Virani, R. B. Rao, and A. Kottantharayil, “Investigation of Novel Si/SiGe Het-
erostructures and Gate Induced Source Tunneling for Improvement of p-Channel Tun-
nel Field-Effect Transistors,” Japanese Journal of Applied Physics, vol. 49, p. 04DC12,
Apr. 2010.
[37] Q. T. Zhao, W. J. Yu, B. Zhang, M. Schmidt, S. Richter, D. Buca, J.-M. Hartmann,
R. Luptak, A. Fox, K. K. Bourdelle, and S. Mantl, “Tunneling field-effect transistor
111
BIBLIOGRAPHY
with a strained Si channel and a Si0.5Ge0.5source,” in 2011 Proceedings of the European
Solid-State Device Research Conference (ESSDERC), vol. 9, pp. 251–254, IEEE, Sept.
2011.
[38] J. Welser, J. L. Hoyt, S. Takagi, and J. Gibbons,“Strain dependence of the performance
enhancement in strained-Si n-MOSFETs,” in Proceedings of 1994 IEEE International
Electron Devices Meeting, pp. 373–376, IEEE, 1994.
[39] J. L. Hoyt, H. Nayfeh, S. Eguchi, I. Aberg, G. Xia, T. Drake, E. A. Fitzgerald, and
D. Antoniadis, “Strained silicon MOSFET technology,” in Electron Devices Meeting,
2002. IEDM ’02. International, no. 617, pp. 23–26, IEEE, 2002.
[40] S. E. Thompson, G. Sun, K. Wu, J. Lim, and T. Nishida, “Key differences for
process-induced uniaxial vs. substrate-induced biaxial stressed Si and Ge channel
MOSFETs,” in IEDM Technical Digest. IEEE International Electron Devices Meet-
ing, 2004., pp. 221–224, IEEE, 2004.
[41] S. F. Feste, T. Scha¨pers, D. Buca, Q. T. Zhao, J. Knoch, M. Bouhassoune, A. Schindl-
mayr, and S. Mantl, “Measurement of effective electron mass in biaxial tensile strained
silicon on insulator,” Applied Physics Letters, vol. 95, no. 18, p. 182101, 2009.
[42] K. Rim, J. L. Hoyt, and J. Gibbons, “Fabrication and analysis of deep submicron
strained-Si n-MOSFET’s,” IEEE Transactions on Electron Devices, vol. 47, pp. 1406–
1415, July 2000.
[43] T. Ghani, M. Armstrong, C. Auth, M. Bost, P. Charvat, G. Glass, T. Hoffmann,
K. Johnson, C. Kenyon, J. Klaus, B. McIntyre, K. Mistry, A. Murthy, J. Sandford,
M. Silberstein, S. Sivakumar, P. Smith, K. Zawadzki, S. Thompson, and M. Bohr, “A
90nm high volume manufacturing logic technology featuring novel 45nm gate length
strained silicon CMOS transistors,” in IEEE International Electron Devices Meeting
2003, vol. M, pp. 11.6.1–11.6.3, IEEE, 2003.
[44] R. A. Minamisawa, D. Buca, B. Holl”’nder, J. M. Hartmann, K. K. Bourdelle,
and S. Mantl, “p-Type Ion Implantation in Tensile Si-Compressive Si0.5Ge0.5-Tensile
Strained Si Heterostructures,” Journal of The Electrochemical Society, vol. 159, no. 1,
p. H44, 2012.
[45] C. Herring and E. Vogt,“Transport and Deformation-Potential Theory for Many-Valley
Semiconductors with Anisotropic Scattering,” Physical Review, vol. 101, pp. 944–961,
Feb. 1956.
[46] Y. Sun, S. E. Thompson, and T. Nishida, “Physics of strain effects in semiconductors
and metal-oxide-semiconductor field-effect transistors,” Journal of Applied Physics,
vol. 101, no. 10, p. 104503, 2007.
112
BIBLIOGRAPHY
[47] M. L. Lee, E. A. Fitzgerald, M. T. Bulsara, M. T. Currie, and A. Lochtefeld, “Strained
Si, SiGe, and Ge channels for high-mobility metal-oxide-semiconductor field-effect tran-
sistors,” Journal of Applied Physics, vol. 97, no. 1, p. 011101, 2005.
[48] M. Fischetti, “Band structure, deformation potentials, and carrier mobility in strained
Si, Ge, and SiGe alloys,” Journal of Applied Physics, vol. 80, no. 4, 1996.
[49] S. Jain and D. Roulston, “A simple expression for band gap narrowing (BGN) in
heavily doped Si, Ge, GaAs and GexSi1−x strained layers,” Solid-State Electronics,
vol. 34, pp. 453–465, May 1991.
[50] S. Guha and V. Narayanan, “High- κ /Metal Gate Science and Technology,” Annual
Review of Materials Research, vol. 39, pp. 181–202, Aug. 2009.
[51] K. Mistry, C. Allen, C. Auth, B. Beattie, D. Bergstrom, M. Bost, M. Brazier,
M. Buehler, A. Cappellani, R. Chau, C.-H. Choi, G. Ding, K. Fischer, T. Ghani,
R. Grover, W. Han, D. Hanken, M. Hattendorf, J. He, J. Hicks, R. Huessner, D. In-
gerly, P. Jain, R. James, L. Jong, S. Joshi, C. Kenyon, K. Kuhn, K. Lee, H. Liu,
J. Maiz, B. McIntyre, P. Moon, J. Neirynck, S. Pae, C. Parker, D. Parsons, C. Prasad,
L. Pipes, M. Prince, P. Ranade, T. Reynolds, J. Sandford, L. Shifren, J. Sebastian,
J. Seiple, D. Simon, S. Sivakumar, P. Smith, C. Thomas, T. Troeger, P. Vandervoorn,
S. Williams, and K. Zawadzki, “A 45nm Logic Technology with High-k+Metal Gate
Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and
100Electron Devices Meeting, pp. 247–250, IEEE, 2007.
[52] D. G. Schlom and S. Guha, “G ate Oxides Beyond SiO 2,” vol. 33, no. November,
pp. 1017–1025, 2008.
[53] Y.-c. Yeo, T.-j. King, S. Member, and C. Hu, “MOSFET gate leakage modeling and
selection guide for alternative gate dielectrics based on leakage considerations,” IEEE
Transactions on Electron Devices, vol. 50, pp. 1027–1035, Apr. 2003.
[54] J. Robertson, “Band offsets of wide-band-gap oxides and implications for future elec-
tronic devices,” Journal of Vacuum Science and Technology B, no. February, pp. 1785–
1791, 2000.
[55] G. Rupprecht and R. Bell, “Dielectric Constant in Paraelectric Perovskites,” Physical
Review, vol. 135, pp. A748–A752, Aug. 1964.
[56] S. Hoffmann, M. Klee, and R. Waser, “Structural and electrical properties of wet-
chemically deposited Sr(Ti 1-y Zr y )O 3 (y=0. . . 1) thin films,” Integrated Ferro-
electrics, vol. 10, pp. 155–164, Oct. 1995.
[57] M. Schlosser, K. K. Bhuwalka, M. Sauter, T. Zilbauer, T. Sulima, and I. Eisele,
“Fringing-Induced Drain Current Improvement in the Tunnel Field-Effect Transis-
tor With High-k Gate Dielectrics,” IEEE Transactions on Electron Devices, vol. 56,
pp. 100–108, Jan. 2009.
113
BIBLIOGRAPHY
[58] D. Kazazis, P. Jannaty, A. Zaslavsky, C. Le Royer, C. Tabone, L. Clavelier, and
S. Cristoloveanu, “Tunneling field-effect transistor with epitaxial junction in thin
germanium-on-insulator,” Applied Physics Letters, vol. 94, no. 26, p. 263508, 2009.
[59] J. Matthews and A. Blakeslee, “Defects in Epitaxial Multilayers III,”Journal of Crystal
Growth, vol. 32, pp. 265–273, 1976.
[60] H. Chen, Y. Li, C. Peng, H. Liu, Y. Liu, Q. Huang, J. Zhou, and Q.-K. Xue,
“Crosshatching on a SiGe film grown on a Si(001) substrate studied by Raman mapping
and atomic force microscopy,” Physical Review B, vol. 65, pp. 1–4, May 2002.
[61] K. Boucart and A. M. Ionescu, “A new definition of threshold voltage in Tunnel FETs,”
Solid-State Electronics, vol. 52, pp. 1318–1323, Sept. 2008.
[62] F. Mayer, C. Le Royer, J.-F. Damlencourt, K. Romanjek, F. Andrieu, C. Tabone,
B. Previtali, and S. Deleonibus, “Impact of SOI, Si1−xGexOI and GeOI substrates
on CMOS compatible Tunnel FET performance,” 2008 IEEE International Electron
Devices Meeting, vol. 4, pp. 1–5, Dec. 2008.
[63] A. Vandooren, D. Leonelli, R. Rooyackers, K. Arstila, G. Groeseneken, and C. Huyghe-
baert, “Impact of process and geometrical parameters on the electrical characteristics
of vertical nanowire silicon n-TFETs,” Solid-State Electronics, vol. 72, pp. 82–87, June
2012.
[64] P. Fahey, S. S. Iyer, and G. J. Scilla, “Experimental evidence of both interstitial- and
vacancy-assisted diffusion of Ge in Si,” Applied Physics Letters, vol. 54, no. 9, p. 843,
1989.
[65] N. Zangenberg, J. Lundsgaard Hansen, J. Fage-Pedersen, and a. Nylandsted Larsen,
“Ge Self-Diffusion in Epitaxial Si1-xGex Layers,” Physical Review Letters, vol. 87,
pp. 1–4, Aug. 2001.
[66] G. McVay and A. DuCharme, “Diffusion of Ge in SiGe alloys,” Physical Review B,
vol. 9, pp. 627–631, Jan. 1974.
[67] N. Cowern, P. Zalm, P. van der Sluis, D. Gravesteijn, and W. de Boer, “Diffusion in
strained Si(Ge),” Physical Review Letters, vol. 72, pp. 2585–2588, Apr. 1994.
[68] S. S. Iyer and F. K. LeGoues, “Thermal relaxation of pseudomorphic Si-Ge superlat-
tices by enhanced diffusion and dislocation multiplication,” Journal of Applied Physics,
vol. 65, no. 12, p. 4693, 1989.
[69] W. G. Vandenberghe, A. S. Verhulst, G. Groeseneken, B. Soree, and W. Magnus,
“Analytical model for a tunnel field-effect transistor,” in MELECON 2008 - The 14th
IEEE Mediterranean Electrotechnical Conference, pp. 923–928, IEEE, May 2008.
[70] “Inc., TCAD Sentaurus, x-2005.10 ed. 2005.,” 2005.
114
BIBLIOGRAPHY
[71] E. O. Kane, “Zener tunneling in semiconductors,” Journal of Physics and Chemistry
of Solids, vol. 12, pp. 181–188, 1960.
[72] E. O. Kane, “Theory of Tunneling,” Journal of Applied Physics, vol. 32, no. 1, p. 83,
1961.
[73] W. Vandenberghe, B. Soree, W. Magnus, and M. V. Fischetti, “Generalized phonon-
assisted Zener tunneling in indirect semiconductors with non-uniform electric fields: A
rigorous approach,” Journal of Applied Physics, vol. 109, no. 12, p. 124503, 2011.
[74] K. K. Bhuwalka, Novel Tunneling Devices for Future CMOS Technologies. PhD thesis,
Unversita¨t der Bundeswehr Mu¨nchen, 2005.
[75] K.-H. Kao, A. S. Verhulst, W. G. Vandenberghe, B. Soree, G. Groeseneken, and K. De
Meyer, “Direct and Indirect Band-to-Band Tunneling in Germanium-Based TFETs,”
IEEE Transactions on Electron Devices, vol. 59, pp. 292–301, Feb. 2012.
[76] K. P. O’Donnell and X. Chen, “Temperature dependence of semiconductor band gaps,”
Applied Physics Letters, vol. 58, no. 25, p. 2924, 1991.
[77] A. Chynoweth, R. Logan, and D. Thomas, “Phonon-Assisted Tunneling in Silicon and
Germanium Esaki Junctions,” Physical Review, vol. 125, pp. 877–881, Feb. 1962.
[78] M. Yin and M. Cohen, “Ab initio calculation of the phonon dispersion relation: Ap-
plication to Si,” Physical Review B, vol. 25, pp. 4317–4320, Mar. 1982.
[79] K. Rajendran and W. Schoenmaker, “Studies of boron diffusivity in strained Si1−xGex
epitaxial layers,” Journal of Applied Physics, vol. 89, no. 2, p. 980, 2001.
[80] P. Delugas and V. Fiorentini, “Energetics of transient enhanced diffusion of boron in
Ge and SiGe,” Physical Review B, vol. 69, pp. 1–5, Feb. 2004.
[81] J. M. Hartmann, a. Abbadie, and S. Favier, “Critical thickness for plastic relaxation
of SiGe on Si(001) revisited,” Journal of Applied Physics, vol. 110, no. 8, p. 083529,
2011.
[82] a. Benninghoven, “ChemInform Abstract: Chemical Analysis of Inorganic and Organic
Surfaces and Thin Films by Static Time-of-Flight Secondary Ion Mass Spectrometry
(TOF-SIMS),” ChemInform, vol. 25, pp. no–no, Aug. 2010.
[83] S. Richter, C. Sandow, A. Nichau, S. Trellenkamp, M. Schmidt, R. Luptak, K. K.
Bourdelle, Q. T. Zhao, and S. Mantl, “Ω-Gated Silicon and Strained Silicon Nanowire
Array Tunneling FETs,” IEEE Electron Device Letters, vol. 33, pp. 1535–1537, Nov.
2012.
115
BIBLIOGRAPHY
[84] R. A. Minamisawa, M. Schmidt, E. Durgun O¨zben, J. Lopes, J. M. Hartmann, K. Bour-
delle, J. Schubert, Q. T. Zhao, D. Buca, and S. Mantl, “High mobility strained
Si0.5Ge0.5/SSOI short channel field effect transistors with TiN/GdScO3 gate stack,”
Microelectronic Engineering, vol. 88, pp. 2955–2958, Sept. 2011.
[85] A. Yu, “Electron tunneling and contact resistance of metal-silicon contact barriers,”
Solid-State Electronics, vol. 13, pp. 239–247, Feb. 1970.
[86] H.-U. Schreiber, B. Bosch, E. Kasper, and H. Kibbel, “Si/SiGe heterojunction bipolar
transistor with base doping highly exceeding emitter doping concentration,”Electronics
Letters, vol. 25, no. 3, p. 185, 1989.
[87] U. Ko¨nig, “Challenges for a Si/Ge heterodevice technology,” Microelectronic Engineer-
ing, vol. 23, pp. 3–13, Jan. 1994.
[88] D. J. Paul, “Si/SiGe heterostructures: from material and physics to devices and cir-
cuits,” Semiconductor Science and Technology, vol. 19, pp. R75–R108, Oct. 2004.
[89] O. M. Nayfeh, C. N. Chleirigh, J. Hennessy, L. Gomez, J. L. Hoyt, and D. Anto-
niadis, “Design of Tunneling Field-Effect Transistors Using Strained-Silicon/Strained-
Germanium Type-II Staggered Heterojunctions,” IEEE Electron Device Letters,
vol. 29, pp. 1074–1077, Sept. 2008.
[90] M. Rieger and P. Vogl, “Electronic-band parameters in strained Si1−xGex alloys on
Si1−yGey substrates,” Physical Review B, vol. 48, pp. 14276–14287, Nov. 1993.
[91] U. Wieser, D. Iamundo, U. Kunze, T. Hackbarth, and U. Ko¨nig, “Nanoscale patterning
of Si/SiGe heterostructures by electron-beam lithography and selective wet-chemical
etching,” Semiconductor Science and Technology, vol. 15, pp. 862–867, Aug. 2000.
[92] G. K. Chang, T. K. Carns, S. S. Rhee, and K. L. Wang, “Selective Etching of SiGe
on SiGe/Si Heterostructures,” Journal of The Electrochemical Society, vol. 138, no. 1,
p. 202, 1991.
[93] M. Schmidt, R. Minamisawa, S. Richter, R. Luptak, J.-M. Hartmann, D. Buca,
Q. Zhao, and S. Mantl, “Impact of strain and Ge concentration on the performance
of planar SiGe band-to-band-tunneling transistors,” Solid-State Electronics, vol. 71,
pp. 42–47, May 2012.
[94] K. Suzuki, T. Tanaka, Y. Tosaka, H. Horie, and Y. Arimoto, “Scaling theory for
double-gate SOI MOSFET’s,” IEEE Transactions on Electron Devices, vol. 40, no. 12,
pp. 2326–2329, 1993.
[95] G. Zhou, Y. Lu, R. Li, Q. Zhang, W. S. Hwang, Q. Liu, T. Vasen, C. Chen, H. Zhu, J.-
m. Kuo, S. Koswatta, T. Kosel, M. Wistey, P. Fay, A. Seabaugh, and H. Xing, “Vertical
InGaAs/InP Tunnel FETs With Tunneling Normal to the Gate,” IEEE Electron Device
Letters, vol. 32, pp. 1516–1518, Nov. 2011.
116
BIBLIOGRAPHY
[96] D. Wu, A.-C. Lindgren, S. Persson, G. Sjoblom, M. von Haartman, J. Seger, P.-E.
Hellstrom, J. Olsson, H.-O. Blom, S.-L. Zhang, M. Ostling, E. Vainonen-Ahlgren,
W.-M. Li, E. Tois, and M. Tuominen, “A novel strained Si0.7Ge0.3 surface-channel
pMOSFET with an ALD TiN/Al2O3/HfAlOx/Al2O3 gate stack,” IEEE Electron Device
Letters, vol. 24, pp. 171–173, Mar. 2003.
[97] A. S. Verhulst, W. G. Vandenberghe, K. Maex, and G. Groeseneken, “Boosting the
on-current of a n-channel nanowire tunnel field-effect transistor by source material
optimization,” Journal of Applied Physics, vol. 104, no. 6, p. 064514, 2008.
[98] S. Mookerjea, R. Krishnan, S. Datta, and V. Narayanan, “On Enhanced Miller Capac-
itance Effect in Interband Tunnel Transistors,” IEEE Electron Device Letters, vol. 30,
pp. 1102–1104, Oct. 2009.
[99] S. Mookerjea, R. Krishnan, S. Datta, and V. Narayanan, “Effective Capacitance and
Drive Current for Tunnel FET (TFET) CV/I Estimation,” IEEE Transactions on
Electron Devices, vol. 56, pp. 2092–2098, Sept. 2009.
[100] T. Ernst, S. Cristoloveanu, A. Vandooren, T. Rudenko, and J.-P. Colinge, “Recombi-
nation current modeling and carrier lifetime extraction in dual-gate fully-depleted SOI
devices,” IEEE Transactions on Electron Devices, vol. 46, pp. 1503–1509, July 1999.
[101] “James F. Ziegler, SRIM, www.srim.org,” 2008.
[102] K. Onishi, S. Gopalan, R. Nieh, S. Krishnan, and J. Lee, “Effects of high-temperature
forming gas anneal on HfO2 MOSFET performance,” in 2002 Symposium on VLSI
Technology. Digest of Technical Papers (Cat. No.01CH37303), pp. 22–23, IEEE, 2002.
[103] K. Onishi, S. Gopalan, R. Nieh, S. Krishnan, and J. Lee, “Improvement of surface
carrier mobility of HfO2 MOSFETs by high-temperature forming gas annealing,” IEEE
Transactions on Electron Devices, vol. 50, pp. 384–390, Feb. 2003.
[104] E. A. Cartier, “(Invited) The Role of Oxygen in the Development of Hf-Base High-
k/Metal Gate Stacks for CMOS Technologies,” in ECS Transactions, vol. 33, pp. 83–94,
2010.
[105] M. Fischetti, T. O’Regan, and C. Sachs, “Theoretical Study of Some Physical Aspects
of Electronic Transport in nMOSFETs at the 10-nm Gate-Length,” IEEE Transactions
on Electron Devices, vol. 54, pp. 2116–2136, Sept. 2007.
[106] W. Vandenberghe, QUANTUM TRANSPORT IN TUNNEL FIELD-EFFECT TRAN-
SISTORS FOR FUTURE NANO-CMOS APPLICATIONS. PhD thesis, 2012.
[107] K.-h. Kao, S. Member, A. S. Verhulst, W. G. Vandenberghe, B. Sore´e, W. Magnus,
D. Leonelli, G. Groeseneken, and K. D. Meyer, “Optimization of Gate-on-Source-Only
Tunnel FETs With Counter-Doped Pockets,” vol. 59, no. 8, pp. 2070–2077, 2012.
117
BIBLIOGRAPHY
[108] J. Nah, E.-s. Liu, K. M. Varahramyan, and E. Tutuc,“Ge-SixGe1−x CoreShell Nanowire
Tunneling Field-Effect Transistors,” IEEE Transactions on Electron Devices, vol. 57,
pp. 1883–1888, Aug. 2010.
[109] H. Lee and H. J. Choi, “Single-impurity scattering and carrier mobility in doped Ge/Si
core-shell nanowires.,” Nano letters, vol. 10, pp. 2207–10, June 2010.
[110] Y. Zhao, J. T. Smith, J. Appenzeller, and C. Yang, “Transport modulation in Ge/Si
core/shell nanowires through controlled synthesis of doped Si shells.,” Nano letters,
vol. 11, pp. 1406–11, Apr. 2011.
118
List of publications resulting from
this thesis
Publications as first author
Schmidt, M.; Minamisawa, R. A.; Richter S.; Scha¨fer, A.; Buca, D.; Hartmann, J. M.; Zhao,
Q.-T.; Mantl, S., Unipolar behavior of asymmetrically doped strained Si0.5Ge0.5 tunneling
field-effect transistors, Applied Physics Letters, vol. 101, no. 12, p. 123501, 2012.
Schmidt, M.; Minamisawa, R.A.; Richter, S.; Lupta´k, R.; Hartmann, J.-M.; Buca, D.; Zhao,
Q.T.; Mantl, S., Impact of strain and Ge concentration on the performance pf planar SiGe
band-to-band-tunneling transistors, Solid-State Electronics, 71 (2012), pp. 42 - 47
Schmidt, M.; Knoll, L.; Richter, S.; Scha¨fer, A.; Hartmann, J.-M.; Zhao, Q.T.; Mantl,
S.; Si/SiGe Hetero-Structure Tunneling Field Effect Transistors with In-Situ Doped SiGe
Source, Proc. 13th International Conference on Ultimate Integration on Silicon (ULIS),
pp.237-240, 2012
Schmidt, M.; Minamisawa, R.A.; Richter, S.; Hartmann, J.-M.; Luptak, R.; Tiedemann, A.;
Buca, D.; Zhao, Q.T.; Mantl, S.; Impact of strain and Ge concentration on the performance
of planar SiGe band-to-band-tunneling transistors, IEEE Proceeding of 12th International
Conference on Ultimate Integration on Silicon (ULIS), 14-16 March 2011. - pp. 202 - 205
Publications as co-author
Richter, S.; Sandow, C.; Nichau, A.; Trellenkamp, S.; Schmidt, M.; Luptak, R.; Bourdelle,
K.K.; Zhao Q.T.; and Mantl, S.; Ω-Gated Silicon and Strained Silicon Nanowire Array Tun-
neling FETs, IEEE Electron Device Letters, vol. 33, no. 11, pp. 1535-1537, Nov. 2012.
Richter, S.; Trellenkamp, S.; Schmidt, M.; Scha¨fer, A.; Bourdelle, K.K.; Zhao, Q.T.; Mantl,
S.; Strained Silicon Nanowire Array MOSFETs with High-k/Metal Gate Stack, Proceedings
of the 13th International Conference on Ultimate Integration on Silicon (ULIS). - 2012. -
pp. 75 - 78
119
LIST OF PUBLICATIONS RESULTING FROM THIS THESIS
Minamisawa, R.A.; Schmidt, M.; Knoll, L.; Buca, D.; Zhao, Q.T.; Hartmann, J.-M.; Bour-
delle, K.K.; Mantl, S.; Hole Transport in Strained Si0.5Ge0.5 QW-MOSFETs with <110>
and <100> Channel Orientations, IEEE Electron Device Letters, 33 (2012) 8, pp. 1105 -
1107
Zhao, Q.T.; Yu, W.J.; Zhang, B.; Schmidt, M.; Richter, S.; Buca, D.; Hartmann, J.-M.;
Lupta´k, R.; Fox, A.; Bourdelle, K.K.; Mantl, S.; Tunneling field-effect transistor with a
strained Si channel and a Si0.5Ge0.5 source, Solid-State Electronics, 74 (2012) S1, 97-101
Minamisawa, R.A.; Schmidt, M.; O¨zben, E.D.; Lopes, J.M.J.; Hartmann, J.M.; Bourdelle,
K.K.; Schubert, J.; Zhao, Q.T.; Buca, D.; Mantl, S., High mobility strained Si0.5Ge0.5/SSOI
short channel field effect transistors with TiN/GdScO3 gate stack ; Microelectronic Engineer-
ing, 88 (2011) 9, 2955 - 2958
Zhao, Q.T.; Yu, W.J.; Zhang, B.; Schmidt, M.; Richter, S.; Buca, D.; Hartmann, J.M.;
Luptak, R.; Fox, A.; Bourdelle, K.K.; Mantl, S.; Tunneling Field-Effect Transistor with a
Strained Si Channel and a Si0.5Ge0.5 Source; 2011 Proceedings of the European Solid-State
Device Research Conference (ESSDERC). - 2011 . - S. 251 - 253
120
Acknowledgements
I am very thankful to my advisor Prof. Siegfried Mantl for giving me the opportunity to
have an excellent academic formation at the Forschungszentrum Ju¨lich and to conduct the
exciting research presented in this Thesis. Prof. Mantl has provided all the infrastructure
necessary for the progress of my work as well as enabled me to present my results in several
international conferences. His technical expertise and continuous encouragement has been
fundamental for the development of my work over the past years, and will be a source of
motivation for my next career steps.
I am deeply indebted to my supervisor, the group leader Qing-Tai Zhao, which has closely
followed all my experiments and scientific publications. His insightful questions, comments
and suggestions have helped immensely in all the research projects that I have been involved,
and his enthusiasm was an important stimulation for my progress.
My thanks to the group leaders, Dan Buca, Ju¨rgen Schubert and Bernd Holla¨nder, for all
their advices, training and help with process development.
Thanks to Jean-Michel Hartmann from CEA-LETI (France) for growing several SiGe layers
in the heterostructure substrates used in this Thesis. His contributions were fundamental
for the progress of my work.
Thanks to all the staff members of the PGI-9 and especially the “Waldschlo¨sschen” crew, as
well as for all the cleanroom staff that strongly supported all the activities related to my
work inside our institute. Working in Prof. Mantl’s group has been great. All my former
and present colleagues have been good friends and have contributed to broaden my cultural
and scientific horizons.
I want to acknowledge Renato Minamisawa for plenty of discussion and support. Special
thanks to Christian Sandow, Christoph Urban, Lars Knoll and Simon Richter for discussions,
ideas and for being enjoyable room mates. Also, thanks to Sebastian Blaeser, XiongXiong
Du, Eylem Durgun O¨zben, Sebastian Feste, Stefan Habicht, Markus Hagedorn, Linjie Liu,
Vinh Luong, Alexander Nichau, Anna Scha¨fer, Stephan Wirths Wenji Yu, and Bo Zhang.
I have sincerely enjoyed meeting all of you, specially when celebrating anything in Aachen
and elsewhere.
Furthermore, I also want to acknowledge Prof. Dietrich Wolf from University Duisburg-
Essen, who was supervising my Diploma thesis. Finally, I want to dedicate this Thesis to all
my family. Without their support, I wouldn’t have been able to study physics. Thank you
all.
121

Curriculum Vitae
PERSONAL DETAILS
Name: Matthias Schmidt
Date of Birth: 19/03/1983
Place of Birth: Mu¨lheim an der Ruhr
Nationality: German
Email address: matthias.schmidt.mh@googlemail.com
EDUCATION
2013 Dr. rer. nat. in Physics at RWTH Aachen University
2007 Diploma in Physics at University Duisburg-Essen
2002-07 Study of Physics at University Duisburg-Essen
2002 Abitur at Otto-Pankok-Schule Mu¨lheim an der Ruhr
PROFESSIONAL EXPERIENCE
2009-2012 Forschungszentrum Ju¨lich - PGI-9
Research Assistant with Prof. S. Mantl
2008-2009 RWTH Aachen University
Research Assistant with Prof. G. Gu¨ntherodt
2006-2007 University Duisburg-Essen
Student Assistant with Prof. D. Wolf
123
